Acknowledgement
This research was supported by the MSIT(Ministry of Science and ICT), Korea, under the ITRC(Information Technology Research Center) support program(IITP-2020-2018-0-01421) supervised by the IITP(Institute for Information & Communications Technology Planning & Evaluation), This paper was supported by Korea Institute for Advancement of Technology (KIAT) grant funded by the Korea Government(MOTIE) (P0017011, HRD Program for Industrial Innovation)
References
- Albert Z. H. Wang, "On-Chip ESD Protection for Integrated Circuits 2nd ed," Springer, 2002.
- M. D. Ker and C. C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J.Solid-State Circuits, vol.43, no.11, pp.2533-2545. 2008. DOI: 10.1109/JSSC.2008.2005451
- O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies," in Proc. EOS/ESD Symp., pp.77-86. 2006.
- K. D Kim "A Study on the Novel SCR Nano ESD Protection Device Design and Fabrication," j.inst.Korean.electr.electron.eng, vol.9, no.2, pp.83-91, 2005. DOI: 10.7471/ikeee.2017.21.3.234
- R. G. Wagner, J. Soden and C. F. Hawkins, "Extend and Cost of EOS/ ESD Damage in an IC Manufacturing Process," in Proc. of the 15th EOS/ESD Symp., pp.49-55, 1993. DOI: 10.7471/ikeee.2015.19.2.265
- R. G. Wagner, J. Soden and C. F. Hawkins, "Extend and Cost of EOS/ESD Damage in an IC Manufacturing Process," in Proc. of the 15th EOS/ESD Symp., pp.49-55, 1993. DOI: 10.7471/ikeee.2016.20.3.295