DOI QR코드

DOI QR Code

Reservation based Dispatching Rule for On-Time Delivery in System LSI Semiconductor FAB

시스템 LSI 반도체 FAB의 납기만족을 위한 예약 기반의 디스패칭 룰

  • Received : 2014.04.08
  • Accepted : 2014.05.24
  • Published : 2014.09.01

Abstract

Presented in the paper is a reservation based dispatching rule to achieve the on-time delivery in system LSI (large scale integrated circuit) semiconductor fabrication (FAB) with urgent orders. Using the proposed reservation based dispatching rule, urgent lots can be processed without waiting in a queue. It is possible to achieve the on-time delivery of urgent orders by reserving a proper tool for the next step in advance while urgent lots are being processed at the previous step. It can cause, however, tardiness of normal lots, because the proposed rule assign urgent lots first. To solve this problem, the proposed rule tries to find the best tool for the reservation in the tool group, which can minimize idle time, and the reservation rule is applied at all tools except for photolithography tools (bottleneck). $MOZART^{(R)}$ which is developed by VMS solutions are used for simulation experiments. The experimentation results show that the reservation based dispatching rule can achieve the on-time delivery of normal lots as well as urgent lots.

Keywords

References

  1. http://www.semiconductors.org
  2. Wu, M.-C., Chiou, S.-J. and Chen, C.-F., 2008, Dispatching for Make-to-order Wafer Fabs with Machine-dedication and Mask Set-up Characteristics, International Journal of Production Research, 46(14), pp.3993-4009. https://doi.org/10.1080/00207540601085919
  3. Kang, K.H. and Lee, Y.H., 2006, Make-to-order Scheduling in Foundry Semiconductor Fabrication, International Journal of Production Research, 45(3), pp.615-630.
  4. Park, S.C., Ahn, E.K., Chung, Y.H, Yang, K.R., Kim, B.H. and Seo, J.C., 2013, Fab Simulation with Recipe Arrangement of Tools, In Proceeding of the 2013 Winter Simulation Conference, pp.3840-3849.
  5. Uzsoy, R., Church, L.K. and Ovacik, I.M., 1992, Dispatching Rules for Semiconductor Testing Operations: A Computational Study, In Proceedings of the Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium, pp.272-276.
  6. Johri, P.K., 1993, Practical Issues in Scheduling and Dispatching in Semiconductor Wafer Fabrication, Journal of Manufacturing Systems, 12(6), pp.474-483. https://doi.org/10.1016/0278-6125(93)90344-S
  7. Chiang, T.C. and Fu, L.C., 2007, "Using Dispatching Rules for Job Shop Scheduling with Due Date-based Objectives, International Journal of Production Research 45, pp.3245-3262. https://doi.org/10.1080/00207540600786715
  8. Zhou, Z. and Rose, O., 2012, WIP Balance and Due Date Control in a Wafer Fab with Low and High Volume Products, In Proceedings of the 2012 Winter Simulation Conference, pp.2019-2026.
  9. Walter J. Trybula, 1993, Hot Jobs, Bane or Boon, In Proceeding of Electronics Manufacturing Technology Symposium, pp.317-322.
  10. Ehteshami, B., Petrakian, R.G. and Shabe, P.M., 1992, Trade-offs in Cycle Time Management: Hot Lots, IEEE Transactions on Semiconductor Manufacturing, 5(2) pp.101-105. https://doi.org/10.1109/66.136270
  11. Narahari, Y. and Khan, L.M., 1997, Modeling the Effect of Hot Lots in Semiconductor Manufacturing Systems, IEEE Transactions of semiconductor manufacturing, 10(1), pp.185-188. https://doi.org/10.1109/66.554507
  12. Wang, Z. and Chen, J., 2009, Release Control for Hot orders based on TOC Theory for Semiconductor Manufacturing Line, In Proceeding of the 7th Asian Control Conference, pp.1554- 1557.
  13. Ko, K., Kim, B.H. and Yoo, S.K., 2013, Simulation Based Planning & Scheduling System: $MOZART^{(R)}$, In Proceedings of the 2013 Winter Simulation Conference, pp.4103-4104.
  14. Fowler, J. and Robinson, J., 1995, Measurement and Improvement of Manufacturing Capacities (MIMAC): Final Report. Technical Report 95062861A-TR, SEMATECH, Austin, TX.