International Journal of Internet, Broadcasting and Communication
- 제5권2호
- /
- Pages.11-14
- /
- 2013
- /
- 2288-4920(pISSN)
- /
- 2288-4939(eISSN)
DOI QR Code
The Implementation of Sigma-Delta ADC/DAC Digital Block
- Park, Sang-Bong (Department of Information and Communication,semyung university) ;
- Lee, Young Dae (Department of Digital Media Engineering, Anyang University) ;
- Watanabe, Koki (Department of Information and Communication Engineering, Fukuoka Institute of Technology)
- 투고 : 2013.06.12
- 심사 : 2013.08.09
- 발행 : 2013.08.31
초록
This paper describes the sigma-delta ADC/DAC digital block with two channels. The ADC block has comb filter and three half band filters. And the DAC block has 5th Cascaded-of-Integrators Feedback DSM. The ADC and DAC support I2S, RJ, LJ and selectable input data modes of 24bit, 20bit, and 16bit. It is fabricated with 0.35um Hynix standard CMOS cell library. The chip size is 3700*3700um. It has been verified using NC Verilog Simulator and Matlab Tool.
키워드