참고문헌
- G. Scott et al., "NMOS drive current reduction caused by transistor layout and trench isolation induced stress," in Proc. IEDM 1999 Conf., pp. 827-830.
- Y. Sheu et al., "Modeling mechanical stress effect on dopant diffusion in scaled MOSFETs," IEEE Trans. Electron Devices, vol. 52, no. 1, pp. 30-38, Jan. 2005.
- N. Wils et al., "Influence of STI stress on drain current matching in advanced CMOS," in Proc. ICMTS 2008 Conf., vol. 21, pp. 238-242.
- K. W. Su, et al., "A Scaleable Model for STI Mechanical Stress Effect on Layout Dependence of MOS Electrical Characterization,"2003 IEEE CICC, pp. 245-248.
- P.G. Drennan, M.L. Kniffin, D.R. Locascio, "Implications of Proximity Effects for Analog Design," Proc. Custom Integrated Circuits Conference, 2006
- T. B. Hook, et al., "Lateral Ion Implant Straggle and Mask Proximity Effect," IEEE Trans. Elec. Dev. Sept 2003, pp.1946-1951.
- Y. M. Sheu, et al., "Modeling Well Edge Proximity Effect on Highly-Scaled MOSFETs," 2005 IEEE CICC, pp. 831-834.
- J. Watts, K.-W. Su, and M. Basel, "Netlisting and modeling well-proximity effects,"IEEE Transactions on Electron Devices, vol. 53, no. 9, pp. 2179-2186, September 2006. https://doi.org/10.1109/TED.2006.880176
- M.E. Mason, ''DFM EDA Technology: A Lithographic Perspective,'' Proc. Symp. VLSI Technology, IEEE Press, 2007, pp. 90-91.
- K.J. Kuhn, "Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS," Technical Digest IEDM 2007, p. 471 (2007).
- J. Wang, A. K. K. Wong, and E. Y. Lam, "Performance optimization for gridded-layout standard cells," in Proc. SPIE 24th Annual BACUS Symposium on Photomask Technology, vol. 5567, December 2004, pp. 107-118.
- V. Kheterpal, V. Rovner, T. G. Hersan, D. Motiani, Y. Takegawa, A. J. Strojwas, and L. Pileggi, "Design methodology for IC manufacturability based on regular logic-bricks," in Proc. 42nd ACM/IEEE Design Automatic Conference (DAC'05), 2005, pp. 353-358.
- K. Y. Tong, V. Rovner, L. Pileggi, and V. Kheterpal, "Design methodology of regular logic bricks for robust integrated circuits," in Proc. International Conference on Computer Design (ICCD'06), October 2006.
- L. W. Liebmann, A. E. Barish, Z. Baum, H. A. Bonges, S. J. Bukofsky, C. A. Fonseca, S. D. Halle, G. A. Northrop, S. L. Runyon, and L. Sigal, "High-performance circuit design for the RET-enabled 65-nm technology node," in Proc. SPIE Design and Process Integration for Microelectronic Manufacturing II, vol. 5379, May 2004, pp. 20-29.
- S. R. Nassif and K. J. Nowka, "Physical design challenges beyond the 22nm node," in Proc. 19th International Symposium on Physical Design (ISPD'10), March 2010, pp. 13-14.
- C. Y. C. Hou, "Design challenges and enablement for 28nm and 20nm technology nodes," in Symposium on VLSI Technology (VLSIT'10), June 2010, pp. 225 - 226.
- K. Miyamoto, A. Strojwas, E. Hosomi, M. Ooida, H. Ezawa, M. Fukuda, Y. Matsubara, and K. Nu-mata, "Novel circuit design and process technology for leading-edge products," in Symposium on VLSI Technology (VLSIT'10), June 2010, pp. 141-142.
- XW Lin, "Layout Proximity Effects and Device Extraction in Circuit Designs", in International Conference on SolidState and Integrated Circuit Technology (ICSICT'08), 2008, pp. 2228-2231.
- CC Wang, et al., "Modeling of layout-dependent stress effect in CMOS design", in International Conference on Computer-Aided Design (ICCAD '09), November 2009, pp. 513-520.