References
- Kin, J., M. Gupta, M.-Smith, W.H., “The filter cache: an energy efficient memory structure”, Proc. Microarchitecture(MICRO-97), pp.184-193, 1997 https://doi.org/10.1109/MICRO.1997.645809
- C. Zhang, F. Vahid, W. Najjar, “A highly configurable cache architecture for embedded systems”, Int'l Symp. Computer Architecture, pp.136-146, Jun., 2003 https://doi.org/10.1145/871656.859635
- D. A. Patterson, J. L. Hennessy, Computer Architecture: A Quantitative Approach, 3ed, Morgan Kaufmann
- M. Powell, A. Agarwal, T. N. Vijaykumar, B. Falsafi, K. Roy, “Reducing set-associative cache energy via way-prediction and selective direct-mapping”, Int'l Symp. Microarchitecture, pp.54-65, Dec., 2001 https://doi.org/10.1109/MICRO.2001.991105
- E. Witchel, S. Larsen, C. S. Ananian, K. Asanovie, “Direct addressed caches for reduced power consumption”, Proc. 34th ACM/IEEE Int'l Symp. Microarchitecture, pp.124-135, Dec., 2001 https://doi.org/10.1109/MICRO.2001.991111
- Ching-Long Su, A. M. Despain, “Cache designs for energy efficiency”, Int'l Conf. System Sciences Architecture, Vol.1, pp.306-315, Jan., 1995 https://doi.org/10.1109/HICSS.1995.375383
- K. Flautner, N. S. Kim, S. Martin, D. Blaauw, T. Mudge., “Drowsy caches: simple techniques for reducing leakage power”, Int'l Symp. Computer Architecture, pp.148-157, Jul., 2002 https://doi.org/10.1109/ISCA.2002.1003572
- 심성훈, 김철홍, 장성태, 전주식, “고성능 내장형 프로세서의 에너지 소비 감소를 위한 데이타 캐시 통합 설계 방법”, 정보과학회논문지, 33권, 3호, pp.166-177, 2006년 4월
- G. Magklis, G. Semeraro, D.H. Albonesi, S.G. Dropsho, S. Dwarkadas and M.L. Scott, “Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor”, IEEE Micro, Vol.23, No.6, pp.62–68, 2003 https://doi.org/10.1109/MM.2003.1261388
- N. AbouGhazaleh, B. Childers, D. Mosse, R. Melhem, “Integrated CPU Cache Power Management in Multiple Clock Domain Processors”, Lecture Notes in Computer Science, Vol.4917/2008, pp.209-223, 2008 https://doi.org/10.1007/978-3-540-77560-7_15
- T. Austin , E. Larson , D. Ernst, “SimpleScalar: an infrastructure for computer system modeling”, IEEE Computer, pp.59-67, Feb., 2002 https://doi.org/10.1109/2.982917
- D. Tarjan, S. Thoziyoor, N. P. Jouppi, CACTI 4.0, HP Laboratories, Technical Report HPL-2006-86, Jun., 2006
- SPEC CPU2000 Benchmarks, http://www.specbench.org
- D. Kudithipudi, E. John, “Parametrical characterization of leakage power in embedded system caches using gated-VSS”, Proc. IASTED Int'l Conf. Circuits, Signals, and Systems, pp.308-312, 2005