Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지

The Development of Reusable SoC Platform based on OpenCores Soft Processor for HW/SW Codesign

  • Bin, Young-Hoon (Department of Information and Communication Engineering, Hanbat National University) ;
  • Ryoo, Kwang-Ki (Department of Information and Communication Engineering, Hanbat National University)
  • Published : 2008.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

Developing highly cost-efficient and reliable embedded systems demands hardware/software co-design and co-simulation due to fast TTM and verification issues. So, it is essential that Platform-Based SoC design methodology be used for enhanced reusability. This paper addresses a reusable SoC platform based on OpenCores soft processor with reconfigurable architectures for hardware/software codesign methodology. The platform includes a OpenRISC microprocessor, some basic peripherals and WISHBONE bus and it uses the set of development environment including compiler, assembler, and debugger. The platform is very flexible due to easy configuration through a system configuration file and is reliable because all designed SoC and IPs are verified in the various test environments. Also the platform is prototyped using the Xilinx Spartan3 FPGA development board and is implemented to a single chip using the Magnachip cell library based on $0.18{\mu}m$ 1-poly 6-metal technology.

Keywords

References

  1. Zhihui Xiong, Sikun Li, Jihua Chen and Dawei Wang, "A Platform-based SoC Hardware/Software Co-Design Environment", ICCSC, 2003
  2. Han Qi, Liang Yu, Wei Tong li, "IP-Based SoC Design Methodology", ICDA 2000, August 13, 2000
  3. Diana Wu, Platfrom-based SoC design comes of age, Faraday Technology Corp, April 20, 2003
  4. Mentor Graphics, http://www.mentor.com
  5. Y. Xie, J.Xu, and W. Wayne, "Augmenting platform-based design with synthesis tools", Circuits, Systems, and Computers, 2003, 12, pp.125-142 https://doi.org/10.1142/S0218126603000702
  6. Jacob Gorban, UART IP Core Specification, Rev. 0.6 August 11, 2002
  7. Igor Mohor, SoC Debug Interface, Rev. 3.0 April 14, 2004
  8. Richard Herveille, VGA/LCD Core Specification, Rev. 2.0 March 20, 2003
  9. Damjan Lampret, OpenRISC1000 Architecture Manual, January 28, 2003
  10. Damjan Lampret, OpenRISC1200 IP Core Specification Rev. 0.7, September 6, 2001
  11. Richard Herveille, WISHBONE SoC Architecture Specification, Revision B.3, September 7, 2002
  12. Richard Stallman, Debugging with GDB, Rev. 9, June 2002
  13. M. Bolado, "Platform based on Open-Source Cores for Industrial Applications", IEEE Computer Society, 2004
  14. Xilinx, Spartan-3 FPGA Family Data Sheet, http://direct.xilinx.com/bvdocs/publications/ds099.pdf
  15. Magnachip Semiconductor, LTD. 0.18-Micron 1.8V Standard Cell Library Datasheet, June, 2005