대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

디커플링 커패시터가 존재하는 파워/그라운드 라인의 SSN모델링

SSN(Simultaneous Switching Noise) Modeling of Power/Ground Lines with Decoupling Capacitor

  • 배성규 (한양대학교 전자컴퓨터공학) ;
  • 어영선 (한양대학교 전자컴퓨터공학) ;
  • 심종인 (한양대학교 전자컴퓨터공학)
  • Bae Seongkyu (Hanyang University, Dept. of Electrical and Computer Engineering) ;
  • Eo Yungseon (Hanyang University, Dept. of Electrical and Computer Engineering) ;
  • Shim Jongin (Hanyang University, Dept. of Electrical and Computer Engineering)
  • 발행 : 2004.01.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 집적회로 패키지에 기인한 노이즈를 해석할 수 있는 새로운 SSN모델을 보인다. 기존의 디커플링 커패시터를 고려하지 않은 회로모델은 과도하게 SSN을 예측한다는 것을 보였으며, 디커플링 커패시터가 포함된 패키지 회로모델을 통하여 새로운 SSN 모델을 제안하였다. 새롭게 제안된 SSN 모델은 0.18um공정(TSMC 0.18um공정)을 사용하여 다양한$\cdot$회로설계 변수(입력상승시간, 패키지 인덕턴스 및 동시 스위칭 개수)의 변화에 따라 HSPICE 시뮬레이션과 정확히($5\%$ 이내에서) 일치한다는 것을 검증하였다.

A new SSN(Simultaneous Switching Noise) model is presented, which can afford to investigate SSN due to integrated circuit package. It is shown that previous SSN models are not accurate enough to be practical since they do not take decoupling capacitor into account. In this paper, a new SSN model including the decoupling capacitor is developed. It is verified that the model has excellent agreement(within $5\%$ error) with HSPICE simulation which employs TSMC 0.18um CMOS process technology.

키워드

참고문헌

  1. H. B. Bakoglu, 'Circuits, interconnections and for VLSL,' Addsion-Wesley, 1990
  2. R. Senthinathan and J. L. Prince, 'Simultaneous switching ground noise calculation for packaged CMOS devices,' IEEE J. Solid-Sate Circuits, pp. 1724-1728, Nov. 1991 https://doi.org/10.1109/4.98995
  3. A. Vaidyanath, et al., 'Effect of CMOS driver loading conditions on simultaneous switching noise,' IEEE Trans. Comp. Packag. Technol. B, pp. 480-485, Nov. 1994 https://doi.org/10.1109/96.338712
  4. Li Ding and P. Mazumder, 'Accurate estimating simultaneous switching noises by using application specific device modeling,' in Proc. of ECE., Design, Automation and Test, pp.1038-1043, Mar. 2002 https://doi.org/10.1109/DATE.2002.998428
  5. S. R. Vemuru, 'Accurate simultaneous switching noise estimation including velocity-saturation effects,' IEEE Trans. Comp. Packag. Technol. B, pp. 344-349, May 1996 https://doi.org/10.1109/96.496038
  6. Y. Eo, et al., 'New simultaneous switching noise analysis and modeling for high-speed and high-density CMOS IC package design,' IEEE Trans. Adv. Packag., vol. 23, pp. 303 312, May 2000 https://doi.org/10.1109/6040.846649
  7. B. Kanigicherla, et al. 'Determination of optimum on-chip Bypass capacitor in CMOS VLSI system to reduce switching noise,' in Proc. of IEEE Symp. on Circuits and System, vol. 3, pp. 1724-1727, Jun. 1997 https://doi.org/10.1109/ISCAS.1997.621473
  8. J. Choi, et al., 'A methodology for the placement and optimization of decoupling capacitors for gigahertz systems', International Conf. on VLSI Design, pp. 156 161, Jan. 2000 https://doi.org/10.1109/ICVD.2000.812602
  9. P. Larsson, 'Resonance and damping in CMOS circuits with on-chip decoupling capacitance', IEEE Trans. Circuits Syst. I, vol. 45, pp. 849858, Aug. 1998 https://doi.org/10.1109/81.704824
  10. M. D. Pant, et al., 'On-Chip decoupling capacitor optimization using architectural level prediction', IEEE Trans. VLSI Syst., vol. 10, pp. 319 326, Jun 2002 https://doi.org/10.1109/TVLSI.2002.1043335
  11. H. H. Chen and et al., 'On-chip decoupling capacitor optimization for noise and leakage reduction,' in Proc. of IEEE Sympo. on Integrated Circuits and Systems Design, pp. 251-255, Sept. 2003 https://doi.org/10.1109/SBCCI.2003.1232837
  12. P. Heydari and M. Pedram, 'Ground bounce in digital VLSI circuits,' IEEE Tran. VLSI Syst., vol. 11, pp. 108-193, Apr. 2003 https://doi.org/10.1109/TVLSI.2003.810785