JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

40nm InGaAs HEMT's with 65％ Strained Channel Fabricated with Damage-Free $SiO_2/SiN_x$ Side-wall Gate Process

  • Kim, Dae-Hyun (School of Electrical and Computer Engineering, Seoul National University) ;
  • Kim, Suk-Jin (School of Electrical and Computer Engineering, Seoul National University) ;
  • Kim, Young-Ho (School of Electrical and Computer Engineering, Seoul National University) ;
  • Kim, Sung-Wong (School of Electrical and Computer Engineering, Seoul National University) ;
  • Seo, Kwang-Seok (School of Electrical and Computer Engineering, Seoul National University)
  • Published : 2003.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

Highly reproducible side-wall process for the fabrication of the fine gate length as small as 40nm was developed. This process was utilized to fabricate 40nm InGaAs HEMTs with the 65% strained channel. With the usage of the dual $SiO_2$ and $SiN_x$ dielectric layers and the proper selection of the etching gas, the final gate length (Lg) was insensitive to the process conditions such as the dielectric over-etching time. From the microwave measurement up to 40GHz, extrapolated fT and fmax as high as 371 and 345 GHz were obtained, respectively. We believe that the developed side-wall process would be directly applicable to finer gate fabrication, if the initial line length is lessened below the l00nm range.

Keywords

References

  1. P. C. Chao, A. J. Tessmer, K. G. Duh, P. Ho, M. Kao, P. M. Smith, J. M. Ballingall, S. M. J. Liu and A. A. Jabra, 'W-Band Low-Noise InAlAs/InGaAs Lattice-matched HEMT's,' IEEE Electron Device Lett., vol. 11, pp. 59-62, Jan., 1990 https://doi.org/10.1109/55.46931
  2. P. M. Smith, 'InP-based HEMTs for microwave and millimeter-wave applications', in Proc. Indium Phosphide and related Conf., Sapporo, Japan, pp. 9-13, 1995 https://doi.org/10.1109/ICIPRM.1995.522078
  3. G. -W. Wang, Y. -K. Chen, W. J. Schaff, and L. F. Eastman, 'A $0.1{\mu}m\;Al_{0.5}In_{0.5}As/Ga_{0.5}In_{0.5}As$ MODFET fabricated on GaAs substrate,'IEEE Trans. Electron Devices, vol. 35, pp. 818-823, 1988 https://doi.org/10.1109/16.3331
  4. K. Shinohara, Y. Yamashta, A. Endoh, K. Hikosaka, T. Matsui, T. Mimura and S. Hiyamizu, 'Extremely High-Speed Lattice-Matched InGaAs/InAlAs High Electron Mobility Transistors with 472GHz Cutoff frequency,' Japanese Journal of Applied Physics, vol. 41, pp. L437-L439, 2002 https://doi.org/10.1143/JJAP.41.L437
  5. Y. Yamashita, A. Endoh, M. Higashiwaki, K. Hikosaki, T. Mimura, S. Hiyamizu and T. Matsui, 'High fT 50nm-Gate InAlAs/InGaAs High Electron Mobility TransistorsLattice-Matched to InP Substrates,'Japanese Journal of Applied Physics, vol. 39, pp. L838-L840, 2000 https://doi.org/10.1143/JJAP.39.L838
  6. Y. Yamashita, A. Endoh, K. Shinohara, M. Higashiwaki, K. Hikosaka and T. Mimura, 'Ultra-Short 25nm-Gate Lattice-Matched InAlAs/InGaAs HEMTs within the Range of 400GHz Cutoff frequency,'IEEE Trans. Electron Device Letters, vol. 22, no. 8, pp. 367-369, 2001 https://doi.org/10.1109/55.936345
  7. M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, H. Iwai, 'Sub-50nm gate length n-MOSFETs with 10nm phoshorus source and drain junctions' IEEE ElectronDevices Meeting (IEDM), pp. 5-8, Dec. 1993 https://doi.org/10.1109/IEDM.1993.347385
  8. D. H. Kim, S. W. Kim, S. C. Hong, S. W. Paek, J. H. Lee, K. W. Jung and K. S. Seo, 'Fabrication and Characterization of $0.2{\mu}m$ InAlAs/InGaAs M-HEMT's with Inverse Step-Graded InAlAs Buffer on GaAs substrate,'Journal of Semiconductor Technology and Science, vol. 1, no. 2, pp. 111-115, 2001