

# 40nm InGaAs HEMT's with 65% Strained Channel Fabricated with Damage-Free SiO<sub>2</sub>/SiN<sub>x</sub> Side-wall Gate Process

Dae-Hyun Kim, Suk-Jin Kim, Young-Ho Kim, Sung-Wong Kim, and Kwang-Seok Seo

**Abstract**—Highly reproducible side-wall process for the fabrication of the fine gate length as small as 40nm was developed. This process was utilized to fabricate 40nm InGaAs HEMTs with the 65% strained channel. With the usage of the dual SiO<sub>2</sub> and SiN<sub>x</sub> dielectric layers and the proper selection of the etching gas, the final gate length (L<sub>g</sub>) was insensitive to the process conditions such as the dielectric over-etching time. From the microwave measurement up to 40GHz, extrapolated f<sub>T</sub> and f<sub>max</sub> as high as 371 and 345 GHz were obtained, respectively. We believe that the developed side-wall process would be directly applicable to finer gate fabrication, if the initial line length is lessened below the 100nm range.

**Index Terms**—InP, HEMT, InGaAs/InAlAs, nano-scale, side-wall, current-gain cutoff frequency (f<sub>T</sub>)

## I. INTRODUCTION

An InGaAs/InAlAs HEMT's on InP substrate has shown the excellent frequency characteristics due to the enhanced electron's mobility and the increased conduction band discontinuity ( $\Delta E_c$ ) [1][2][3]. Recently, the device microwave characteristics have been

improved by reducing the gate length (L<sub>g</sub>) to nano-meter scale and adapting the highly strained In<sub>x</sub>GaAs channel (x>0.53) [4][5]. According to the Fusitsu group's work [6], f<sub>T</sub> of 396GHz with L<sub>g</sub> of 25nm and the strained In<sub>0.7</sub>GaAs channel was reported.

Conventional e-beam lithography machine with an acceleration voltage of 30 kV and a Tungsten (W) filament would offer to the range of about 100nm. To reduce the device gate length (L<sub>g</sub>) to the sub-100nm scale, the state of the art e-beam lithography machines with high resolution will be needed. The side-wall process has been widely used to resolve these lithography limitations, especially in CMOS device fabrications [7]. The fine pattern is obtained through the formation of the side-wall spacer which results from the sequence of dielectric etch, dielectric re-deposition and dielectric etch-back. Among the various process parameters, a percentage of over-etch in the etch-back step affects mainly to the shape of the final side-wall spacer. Due to the step coverage problem in the dielectric re-deposition, the exact control of the over-etch time is really impossible, and thus the ambiguity of the shape of the final side-wall spacer would be problematic in this process.

In this paper, highly reproducible side-wall gate process was developed. The ambiguity of the shape for the final side-wall spacer was resolved through the use of SiN<sub>x</sub>/SiO<sub>2</sub> dual dielectrics and the proper selection of etching gas. The 40nm side-wall gate InAlAs/InGaAs/InP HEMT's on InP substrate with the strained In<sub>0.65</sub>GaAs channel was fabricated and the device showed G<sub>m,max</sub>, f<sub>T</sub>, and f<sub>max</sub> of 1.7 S/mm, 371 GHz and 345 GHz.

---

Manuscript received February 13, 2002; revised March 4, 2002.

School of Electrical and Computer Engineering, Seoul National University




Fig1 Procedure of Sidewall process.

## II. A NOVEL $\text{SiN}_x/\text{SiO}_2$ SIDE-WALL GATE PROCESS

Figure 1-(a) shows the procedure of a conventional side-wall gate process which includes first line definition, dielectric re-deposition and dielectric etch-back. The final gate length ( $L_g$ ) is lessened by the dimension of the




Fig 2  $\text{SiO}_2$  and  $\text{SiN}_x$  etch results by  $\text{SF}_6$  based plasma.




Fig 3 The over-all SEM Photograph of Sidewall process

two side-wall spacers. Because the shape of the final side-wall spacer is easily changed by a time of dielectric etch-back, the fine control of the final gate length ( $L_g$ ) is very difficult.

Figure 1-(b) represents the newly developed side-wall process, which utilizes two dielectric layers of  $\text{SiN}_x$  and  $\text{SiO}_2$ , and two plasma gas sources for the purpose of the dielectric dry etch. After the re-deposited  $\text{SiO}_2$  was etched by the  $\text{CF}_4$  based plasma, the residual  $\text{SiN}_x$  was etched by the  $\text{SF}_6$  based plasma. Figure 2 shows typical etch characteristics for PECVD grown  $\text{SiO}_2$  and  $\text{SiN}_x$  by  $\text{SF}_6$  based plasma. Here, the  $\text{SF}_6$  based plasma has a high etch selectivity for the  $\text{SiO}_2$  layer, which prevents the shape of the final side-wall spacer from being lessened during over-etch. This feature does ensure the reproducibility of the proposed side-wall gate process.

The actual etch selectivity for the oxide layer by the SF<sub>6</sub> plasma was over 20 in this process.

Figure 3 shows the over-all SEM photograph of the proposed side-wall gate process in detail. The final gate length after the etch-back step was 40nm. In addition, the SF<sub>6</sub> gas has an advantage of low plasma-induced damage during the etch process, which can offer enough over-etch time without any degradation of the carrier transport property.

### III. 40nm INGAAS HEMTS USING SIDEWALL PROCESS

Pseudomorphic InGaAs/InAlAs HEMT epitaxial layers with InP etch-stopper were grown by solid-source molecular beam epitaxy on 3 inch semi-insulating InP substrate. The detailed structures are shown in fig. 4. A 10nm strained In<sub>0.65</sub>GaAs channel was adopted to enhance the carrier transport property, and a 4nm undoped InP layer acts as an etch-stopper for gate recess process. The results of Hall measurement indicated a 2-DEG (Two Dimensional Electron Gas) density of  $3 \times 10^{12} / \text{cm}^2$  with a low field Hall mobility of 10,300 cm<sup>2</sup>/V-sec at room temperature.

Device fabrication began with mesa isolation down to the InAlAs buffer layer by wet chemical etching using a H<sub>3</sub>PO<sub>4</sub> : H<sub>2</sub>O<sub>2</sub> : H<sub>2</sub>O mixture. For the S/D ohmic contact, an image reversal photo-resist was used to achieve a well-defined over-hang profile for a lift-off, and they were formed by Ni/Ge/Au metallization through e-beam evaporation and alloyed in H<sub>2</sub> ambient




Fig 4 Cross-section of the InGaAs/InAlAs HEMT's.

after the R-PECVD (Remote PECVD) grown 100 nm SiN<sub>x</sub> pre-passivation. Figure 5 shows the optimization results of S/D ohmic contact for various metal systems. The ohmic metal system of Ni/Ge/Au(10/45/160nm) lowered drastically the contact resistance (R<sub>c</sub>) below 0.035Ω-mm, which is acceptable for the sub-100nm gate device. The developed SiN<sub>x</sub>/SiO<sub>2</sub> side-wall process was applied to define 40nm gate foot, and then selective gate recess etching using a citric acid and H<sub>2</sub>O<sub>2</sub> mixture was done. The sputtered Tusten (W) metal was used effectively to fill a fine gate foot line with high aspect ratio. Second T-gate of 0.2μm was defined with PMMA/P(MMA-MAA)/PMMA tri-layer resist system to improve lift-off well, and the schottky gate of Ti/Au




Fig 5 Contact resistance (R<sub>c</sub>) versus the alloy temperature for the various Ni/Ge/Au structures.




Fig 6 The over-all HEMT fabrication procedures.

(50/350nm) was evaporated. The overall device fabrication procedures were summarized in fig. 6. [8]


### III. DC AND MICROWAVE CHARACTERISTICS

Two types of 40nm InGaAs HEMT devices were fabricated. One is an InP-schottky barrier device and the other is an InAlAs-schottky barrier device by means of Ar plasma RIE etch. The fabricated 40 nm HEMT's were characterized through on-wafer measurement for DC and microwave performance. The output I-V transfer curves for two types were plotted in fig. 7. The 40nm HEMT's with InP schottky barrier exhibit  $V_{th}$  of -0.6V and  $G_{m,max}$  of 1.6S/mm. The 40nm HEMT's with InAlAs schottky


barrier show somewhat higher  $G_{m,max}$  of 1.7S/mm and lower  $V_{th}$  of -0.45V due to the etching of InP etch-stopper by Ar plasma.

Figure 8 shows the results of reverse and forward schottky-gate characteristics for two types. Because InP layer has a low schottky barrier height (SBH) of about + 0.35eV compared with In<sub>0.52</sub>AlAs layer with SBH of about + 0.6 eV, the similar behavior in the off-state breakdown characteristics was seen. These also explain an increase of forward turn-on voltage for an InAlAs schottky device.

The small signal scattering parameters (S-parameters) of  $2 \times 50 \mu\text{m}$  InGaAs HEMT's were measured using on-wafer probing and 8510C network analyzer (1~40GHz). Shown in fig. 8 were the plots of  $H_{21}$  and unilateral gain




(a) I-V Transfer Curve for InP schottky HEMT




(b) I-V Transfer Curve for InAlAs schottky HEMT

**Fig 7** Typical DC transfer curve I-V characteristics of the 40nm InGaAs HEMT's. A device with InAlAs schottky barrier show that drain operating region would be more increased than that with InP schottky barrier.



**Fig 8** The Schottky Gate Characteristics. A device with InAlAs schottky shows  $BV_{GD}$  of -4.0V and gate turn-on voltage ( $V_{on}$ ) of +0.45V.



**Fig 9** Current gain  $H_{21}$  and Unilateral power gain ( $U_{max}$ ) versus measured frequency for the 40nm InGaAs HEMT's biased near the peak transconductance ( $G_{m,max}$ )

( $U_{\max}$ ) versus the frequency biased near peak  $G_{m,\max}$  region. Extrapolating  $H_{21}$  and  $U_{\max}$  to zero gain with -6 dB/octave slopes, an estimation of 371 GHz and 345 GHz were made to  $f_T$  and  $f_{\max}$ . We believe that these results to be one of the excellent sub-100nm InGaAs HEMT's with a little short channel effect.

#### IV. CONCLUSION

We have presented a highly reproducible and damage-free technology for the formation of 40nm T-gate structure. The fine gate foot with reproducibility could be defined by the usage of the dual  $\text{SiN}_x$  and  $\text{SiO}_x$  dielectric layers and proper selection of the etching gas. Finally, we have used the developed side-wall process to fabricate 40nm gate-length InGaAs HEMT's with the 65% strained channel, which showed  $G_{m,\max}$  of 1.7 S/mm,  $f_T$  of 371 GHz, and  $f_{\max}$  of 345 GHz. This highly reproducible and damage-free side-wall technology will be directly applicable to finer gate foot definition, if the first line length is lessened below 100nm scale.

#### ACKNOWLEDGMENTS

This work was financially supported by the National Program for Tera-level Nano-devices of the Ministry of Science & Technology as one of the 21-Century Frontier Programs.


#### REFERENCES

- [1] P. C. Chao, A. J. Tessmer, K. G. Duh, P. Ho, M. Kao, P. M. Smith, J. M. Ballingall, S. M. J. Liu and A. A. Jabra, "W-Band Low-Noise InAlAs/InGaAs Lattice-matched HEMT's," *IEEE Electron Device Lett.*, vol. 11, pp. 59-62, Jan., 1990.
- [2] P. M. Smith, "InP-based HEMTs for microwave and millimeter-wave applications", in *Proc. Indium Phosphide and related Conf.*, Sapporo, Japan, pp. 9-13, 1995.
- [3] G. -W. Wang, Y. -K. Chen, W. J. Schaff, and L. F. Eastman, "A 0.1 $\mu\text{m}$   $\text{Al}_{0.5}\text{In}_{0.5}\text{As}/\text{Ga}_{0.5}\text{In}_{0.5}\text{As}$  MODFET fabricated on GaAs substrate," *IEEE Trans. Electron Devices*, vol. 35, pp. 818-823, 1988.
- [4] K. Shinohara, Y. Yamashita, A. Endoh, K. Hikosaka, T. Matsui, T. Mimura and S. Hiyamizu, "Extremely High-Speed Lattice-Matched InGaAs/InAlAs High Electron Mobility Transistors with 472GHz Cutoff frequency," *Japanese Journal of Applied Physics*, vol. 41, pp. L437-L439, 2002.
- [5] Y. Yamashita, A. Endoh, M. Higashiwaki, K. Hikosaki, T. Mimura, S. Hiyamizu and T. Matsui, "High  $f_T$  50nm-Gate InAlAs/InGaAs High Electron Mobility Transistors Lattice-Matched to InP Substrates," *Japanese Journal of Applied Physics*, vol. 39, pp. L838-L840, 2000.
- [6] Y. Yamashita, A. Endoh, K. Shinohara, M. Higashiwaki, K. Hikosaka and T. Mimura, "Ultra-Short 25nm-Gate Lattice-Matched InAlAs/InGaAs HEMTs within the Range of 400GHz Cutoff frequency," *IEEE Trans. Electron Device Letters*, vol. 22, no. 8, pp. 367-369, 2001.
- [7] M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, H. Iwai, "Sub-50nm gate length n-MOSFETs with 10nm phosphorus source and drain junctions" *IEEE Electron Devices Meeting (IEDM)*, pp. 5-8, Dec. 1993.
- [8] D. H. Kim, S. W. Kim, S. C. Hong, S. W. Paek, J. H. Lee, K. W. Jung and K. S. Seo, "Fabrication and Characterization of 0.2 $\mu\text{m}$  InAlAs/InGaAs M-HEMT's with Inverse Step-Graded InAlAs Buffer on GaAs substrate," *Journal of Semiconductor Technology and Science*, vol. 1, no. 2, pp. 111-115, 2001.




**Dae-Hyun Kim** was born in Korea on November 13, 1974. He received the B.S. degree in Electrical Engineering and Computer Science at Kyung-pook National University, Taegu, Korea, in 1997 and the M.S. degree in Electrical Engineering and Computer Science at Seoul National University, Seoul, Korea,

in 2000. Now he pursues the Ph.D degree in Electrical Engineering and Computer Science at Seoul National University, Seoul, Korea. He worked at the Inter-university Semiconductor Research Center (ISRC), Seoul, Korea, from 1999 to 2001, where he engaged in the development of 0.5 $\mu\text{m}$  CMOS fabrication as a research assistant for the dry etching. His current interests include the development for the III-V Nano-InGaAs-HEMT's device and its application for high speed digital and analog ICs.



**Suk-Jin Kim** was born in Korea on November 6, 1977. He received the B.S. degree in Electronics Engineering at Korea University, Seoul, Korea in 2002. Now he pursues the M.S. degree in Electrical Engineering and Computer Science at Seoul National University,

Seoul, Korea. His current research activities include the development for the III-V Nano-InGaAs-HEMT's device.



**Young-Ho Kim** was born in Korea on October 25, 1976. He received the B.S. degree in Electrical Engineering and Computer Science at Sung Kyun Kwan University, Seoul, Korea, in 2001. Now he pursuits the M.S. degree in Electrical Engineering and Computer Science at Seoul National University, Seoul, Korea.

His current research activities include the fabrication of RTD and HEMT integration and their applications.



**Sung-Won Kim** was born in Korea on May 6, 1975. He received the B.S. degree in Electrical Engineering and Computer Science at Kyung-pook National University, Taegu, Korea, in 2000 and the M.S. degree in Electrical Engineering and Computer Science at Seoul National University, Seoul, Korea.

in 2002. Now he pursuits the Ph.D degree in Electrical Engineering and Computer Science at Seoul National University, Seoul, Korea. His current research activities include the fabrication of Sub 0.1 $\mu$ m InGaAs HEMT and their applications for MMICs.



**Kwang-Seok Seo** received the B.S. degree from Seoul National University in 1976, and the M.S. degree from the Korea Advanced Institute of Science and Technology in 1978, and the Ph.D. degree on electrical engineering from the University of Michigan, Ann Arbor in 1987. From 1978 to 1982, he was a

senior research engineering at the Korea Institute of Electronics Technology. From 1987 to 1988, he was a postdoctoral fellow at the IBM T.J. Watson Research Center. Since 1989, he has been with Seoul National University, where he is now a Professor in the School of Electrical engineering and Computer science. His current interests include high speed device physics and technology, compound semiconductor materials, and high frequency circuit design