Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지

The clone of Moore machine using hardware genetic algorithm

하드웨어 유전자 알고리즘을 이용한 무어 머신의 복제

  • 서기성 (서경대학교 전자공학과) ;
  • 박세현 (안동대학교 전자정보산업학부) ;
  • 권혁수 (안동대학교 전자정보산업학부) ;
  • 이정환 (안동대학교 전자정보산업학부) ;
  • 노석호 (안동대학교 전자정보산업학부)
  • Published : 2002.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new type of evolvable hardware for implementing the clone of Moore State machine. The proposed Evolvable Hardware is employed efficient pipeline parallelization, handshaking mechanism and fitness function in FPGA. Genetic Algorithm(GA) has known as a method of solving NP problem in various applications. Since a major drawback of the GA is that it needs a long computation time, the hardware implementation of Genetic Algorithm is focused on in recent studies. Conventional hardware GA uses the fixed length of chromosome but the proposed Evolvable Hardware uses the variable length of chromosome by the efficient 16 bit Pipeline Unit. Experimental results show that the proposed evolvable hardware is applicable to the implementation of the clone for Moore State machine.

본 논문은 무어 머신을 복제하는 새로운 진화 하드웨어를 제안하였다. 제안된 진화 하드웨어는 FPGA 상에서 효과적인 파이프라인, 병렬처리와 Handshaking을 구현했다. 유전자 알고리즘은 다양한 응용 분야의 NP 문제를 해결하는 방법으로 알려져 있으나 긴 계산 시간이 요구되기 때문에 하드웨어 유전자 알고리즘이 최근 관심사가 되고 있다. 기존의 하드웨어 유전자 알고리즘은 고정 길이의 염색체를 사용하지만 제안된 진화 하드웨어는 가변 길이의 염색체를 사용한다. 실험 결과는 제안된 진화 하드웨어가 무어 머신을 복제하는데 있어 적합함을 알 수 있다.

Keywords

References

  1. Paul Layzell, The 'Evolvable Motherboard' A Test Platform for the Research of Intrinsic Hardware Evolution, Cognitive Science Research Paper 479, 1998
  2. Koza, John et al, Evolving computer programs using rapidly reconfigurable field programmable gate arrays and genetic programming, Proceeding of the ACM Sixth International Symposium on Field Programmable Gate Arrays. New York, NY:ACM Press. pp 209-219, 1998
  3. N. Yosida, T. Moriki and T. Yasuoka, 'GAP:Genetic VLSI processor for genetic algorithm', 1Second International ICSC Symp. on Soft Computing, pp.341-345, 1997
  4. Shin'ichi Wakabayashi et al., 'GAA:A VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators', ISCAS 98, 1998
  5. Jin Jung Kim, Duck Jin Chung, 'Implementation of Genetic Algorithm based on Hardware Optimization', TENCON '99 1999;
  6. K. Dejong, An analysis of the behavior of class of genetic adaptive system, Ph.D Thesis, University of Michigan, 1975
  7. Hiroaki Kitano, IDEN TEKI ALGOLITHM, SANGYO TOSHO, 1993
  8. E. Vonk, L. C. Jain, and R. P. Johnson, Automatic Generation of Neural Network Architecture Using Evolutionary Computation, World Scientific Publishing, 1997
  9. L. C. Jain, R. K. Jain, HYBRID INTELLIGENT ENGINEERING SYSTEMS, World Scientific Publishing, 1997
  10. G. Sysweda, 'Uniform Crossover in Genetic Algorithm', Proc. of ICGA-89, 1989
  11. Melanie Mitchell, An introduction to Genetic Algorithm, The MIT Press, 1997
  12. G. Winter et al., Genetic Algorithm in Engineering and Computer Science, John Wiley & Sons, 1996
  13. I. Kajitani, T. Higuchi, 'A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a signal LSI', Evolvable System: From Biology to Hardware, Lecture Notes in Computer Science 1478, pp. 1-12., Springer Verlag, 1998 https://doi.org/10.1007/BFb0057602