References
- T. Koinuma and N. Miyaho, 'ATM in B-ISDN Communication Systems and VLSI Realization,' IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 341-347, Apr. 1995 https://doi.org/10.1109/4.375951
- N. Endo, T. Kozaki, T. Ohuchi, H. Kuwahara, and S. Gohara, 'Shared Buffer Memory Switch for an ATM Exchange,' IEEE Trans. Commun., vol. 41, no. 1, pp. 237-245, Jan. 1993 https://doi.org/10.1109/26.212382
- Y. Shobatake, M. Motoyama, E. Shobatake, T. Kamitake, S. Shimizu, M. Noda, and K. Sakaue, 'A One-Chip Scalable 8*8 ATM Switch LSI Employing Shared Buffer Architecture,' IEEE J. Selected Areas Commun., vol. 9, no. 8, pp. 1248-1254, Oct. 1991 https://doi.org/10.1109/49.105171
- M. G. Hluchyj and M. J. Karol, 'Queueing in high-performance packet switching,' IEEE J. Selected Areas Commun., vol. 6, no. 9, pp. 1587-1597, Dec. 1988 https://doi.org/10.1109/49.12886
- H. Kondoh, H. Notani, H. Yamanaka, K. Higashitani, H. Saito, I. Hayashi, S. Kohama, Y. Matsuda, K. Oshima, and M. Nakaya, 'A 622-Mb/s 8x8 ATM Switch Chip Set with Shared Multibuffer Architecture,' IEEE J. Solid-State Circuits, vol. 28, no. 7, pp. 808-815, July 1993 https://doi.org/10.1109/4.222180
- A. Chemarin, A. Andre, A. Botta, J. Majos, J. Rainard, H. Teyssier, and P. Thorel, 'A High-Speed CMOS Circuit for 1.2-Gb/s 16x16 ATM Switching,' IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1116-1121, July 1992 https://doi.org/10.1109/4.142612
- G. J. Jeong, J. W. Shim, M. K. Lee, and S. H. Ahn, 'A Scalable Shared Buffer ATM Switch Embedded SPRAMS,' in Proc. IEEE Int. Symp. Circuits and Systems, Monterey, CA, MPA14-5, May 1998
- J. W. Shim, G. J. Jeong, M. K. Lee, and S. H. Ahn, 'FPGA Implementation of a Scalable Shared Buffer ATM Switch,' in Proc. IEEE Int. Conf. ATM, Colmar, France, pp. 247-251, June 1998
- G. J. Jeong, K. H. Kwon, M. K. Lee, and S. H. Ahn, 'High throughput systolic memory architecture using three directional data flows,' in Proc. IEEE ICECS, Rodos, Greece, pp. 667-670, Oct. 1996
- K. H. Kwon, G. J. Jeong, M. K. Lee, and S. H. Ahn, 'A scalable memory system design,' in Proc. Int. Conf. VLSI Design, Hyderabad, India, pp. 257-260, Jan. 1997
- G. J. Jeong and M. K. Lee, 'Design of a Scalable Pipelined RAM System,' IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 910-914, June 1998 https://doi.org/10.1109/4.678657
- F. Kamoun, and L. Kleinrock, 'Analysis of Shared Finite Storage in a Computer Network Node Environment Under General Traffic Conditions,' IEEE Trans. Commun., vol. COM-28, no. 7, pp. 992-1003, July 1980 https://doi.org/10.1109/TCOM.1980.1094756
- G. Latouche, 'Exponential Servers Sharing a Finite Storage: Comparison of Space Allocation Policies,' IEEE Trans. Commun., vol. COM-28, no. 6, pp. 910-915, June 1980 https://doi.org/10.1109/TCOM.1980.1094731
- M. Yoshimoto, K. Anami, H. Shinohara, T. Yoshihara, H. Takagi, S. Nagao, S. Kayano, and T. Nakano, 'A divided word-line structure in the static RAM and its application to a 64k full CMOS RAM,' IEEE J. Solid-State Circuits, vol. SC-18, no. 5, pp. 479-485, Oct. 1983 https://doi.org/10.1109/JSSC.1983.1051981
- D. Liu and C. Svensson, 'Power Consumption Estimation in CMOS VLSI Chips,' IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 663-670, June 1994 https://doi.org/10.1109/4.293111
- G. J. Jeong, 'VLSI design of CMOS shared scalable buffer switch for gigabit ATM switching network,' PhD dissertation, Yonsei university, 1999