• Proceedings of the KIEE Conference
• /
• summer
• /
• pp.866-868
• /
• 2004

The flux-reversal machine(FRM) is a new brushless doubly-salient permanent-magnet machine combining the advantages of the switched-reluctance machine(SRM) and the permanent-magnet machine(PMM) into one machine. FRM has a naturally low inductance, therefore, a low electrical time constant. This feature, combined with its simple construction and low rotor inertia appear to make the FRM attractive as a low-cost high-speed machine. For high-speed applications, two alternative commutation strategies are studied, one using the phase commutation advancing technique and another using the conducting pulse-width control. This paper describes the techniques and reports the corresponding simulated and experimented performance

• Journal of Power Electronics
• /
• v.12 no.5
• /
• pp.715-722
• /
• 2012

New discrete time domain models for the peak current controlled (PCC) power LED drivers in continuous conduction mode include for the first time the effects of the time delay in the pulse-width-modulator. Realistic amounts of time delay are found to have significant effects on the average output LED current and on the critical inductor value at the boundary between the two conduction modes. Especially, the time delay can provide an accurate LED current for the PCC buck converter with a wide input voltage. The models can also predict the critical inductor value at the mode boundary as functions of the input voltage and the time delay. The overshoot of the peak inductor current due to the time delay results in the increase of the average output current and the reduction of the critical inductor value at the mode boundary in all converters. Experimental results are presented for the PCC buck LED driver with constant-frequency controller.

• Proceedings of the KIEE Conference
• /
• 1999.07g
• /
• pp.3067-3069
• /
• 1999

In this paper, A bit processor for controlling sequence logic was implemented, using a FPGA. This processor consists of program memory interface. I/O interface, parts for instruction fetch and decode, registers, ALU, program counter and etc. This FPGA is able to execute sequence instruction during program fetch cycle, because of divided bus system, program bus and data bus. Also this bit processor has instructions set that 16bit or 32bit fixed width, so instruction decoding time and data memory interface time was reduced. This FPGA was synthesized by pASIC 2 SpDE and Synplify-Lite synthesis tool of Quick Logic company. The final simulation for worst cases was successfully performed under a Verilog HDL simulation environment. And the FPGA programmed for an 84 pin PLCC package. Finally, the benchmark was performed to prove that Our FPGA has better performance than DSP(TMS320C32-40MHz) for the sequence logic control of PLC.

• Proceedings of the KIPE Conference
• /
• 2001.07a
• /
• pp.638-641
• /
• 2001

Connectorless power transmission and supply are the power transfer device revealed by resonant inverter or transformer using inductant device. Recently, on power supply have been going on frequently, so several power supply circuit forms are announced. But Compared with the circuit of previous paper, instead of the circuit composed of a simple sylinder Ferrit, I was manufacture in a sylinder that It was a double overlab to a sylinder and I was followed a double flux in inner flux path. Above all, for practicalization, supply circuit operation character analysis and development of controller should be preceded. According to this paper, power transmission and supply analyze characters and design control circuit like the analysis of general resonant inverter for power transmission. They compose the circuit to get sinusoid wave output voltage using pulse width modulation control mode. For Supply, output wave form through power track and power pick-up of magnetic inductance includes ripper component. So I intend to design the controller including filter and regulator, compare analyze theoretical result with real measurement value and then show you their practicality

• Proceedings of the KIPE Conference
• /
• 2002.11a
• /
• pp.25-28
• /
• 2002

In this paper, 2 phase modulated SRPP-PWM(Separately Random Pulse Position PWM) is proposed. This PWM technique is based on the 2 phase modulated SVPWM(Space Vector Pulse Width Modulation). In according to the theory of SVPWM, 2 phase modulated SVPWM uses two pulses, not three pulses as in 3 phase modulated SVPWM. In the proposed SRPP-PWM scheme, each of two phase pulses is located randomly in each switching interval. The experimental results show that the voltage and switching noise harmonics are spread to a wide band area. Also, the performance of the proposed 2 phase modulated SRPP-PWM and the conventional SVPWM are compared to each other In result, the speed response is nearly similar to each other from the viewpoint of the v/f constant control.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.196-198
• /
• 2007

본 논문에서는 가전 및 사무용 전원장치가 대기모드 상태에 있는 경우의 전력소모를 줄일 수 있는 PWM(Pulse Width Modulation) IC를 설계하였다. 설계된 PWM IC는 전원장치가 정상상태에서 동작하는 경우 전원장치 출력단에서 피드백 받은 신호의 크기에 따라 40 ~ 60kHz의 구동 주파수를 가지는 스위칭 소자 구동 신호를 내보내고, 대기모드 상태에서 동작하는 경우에는 최소 33KHz의 주파수를 가지는 신호를 내보내도록 설계되었다. 각각의 경우에 스위칭 소자 구동 신호의 듀티비는 정상상태인 경우에는 20 ~ 88%, 대기모드 상태인 경우에는 1%이내가 되도록 설계하였다. 시뮬레이션을 통해 검증한 결과 대기모드 상태에서 전원장치의 전력소모량은 0.2W 정도로 작게 나타남을 확인하였다.

• Proceedings of the KIEE Conference
• /
• 2005.07b
• /
• pp.1503-1505
• /
• 2005

The Cold cathode fluorescent lamp(CCFL) are widely used to illuminate the liquid crystal display(LCD). Ballasts are required for CCFL because the lamp need high starting voltage and behave negative dynamic resistant characteristics in the desired region of operation. Dimming methods of CCFL are used to pulse frequency modulation(PFM) or pulse width modulation(PWM). In this paper, CCFL driving and control circuit is designed by half-bridge type series and parallel resonant inverter that variable frequency modulation method to control the output voltage current. The validity of this study is confirmed from the simulation and experimental results.

• Proceedings of the KIEE Conference
• /
• 1995.07a
• /
• pp.303-307
• /
• 1995

The pulse width modulated inverters based on fully digitalized method are becoming an industrial standard. This paper describes a real time generation of fully digitalized PWM pulses and its realization by single chip microprocessor. To verify the effectiveness of the proposed technique, the algorithm is implemented by using single chip microprocessor, 8097BH. The proposed method is compared with the well known triangular comparison method through experimental results, and the speed control of a motor is experimentally done by voltage-to-frequency constant control based on the proposed PWM generation method.

• Journal of Power Electronics
• /
• v.18 no.6
• /
• pp.1627-1633
• /
• 2018

A constant voltage AC-DC converter based on digital assistant technology is proposed in this paper, which has rapid dynamic response capability. The converter operates in the PFM (Pulse Frequency Modulation) mode. According to the load state, the compensation current produced by the digital compensation module was injected into the CS pin to adjust the switching pulse width dynamically and improve the dynamic response. The control chip is implemented based on NEC $1{\mu}m$ 5V/40V HVCMOS process. A 5V/1.2A prototype has been built to verify the proposed control method. When the load jumps from idle to heavy, the undershoot time is only 7.4ms.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2014.10a
• /
• pp.675-676
• /
• 2014

Photovoltaic (PV) systems bosed on solar energy offer an environmentally friendly source of electricity. A key feature of such PV sysem is the efficiency of conversion at which the power converter stage can extract the energy from the PV arrays and deliver to the load. The Maximum power point tracking (MPPT) of the PV output for all sunshine conditions allows reduction of the cost installation and maximizes the power output from the PV panel. The proposed algorithm is to control the width of the pulse for battery charging based on the open voltage of the PV panel. As a lab results, the proposed system was implemented functions to adapt to the changes of the PV open voltage, and improved the charging efficiency.