• Title/Summary/Keyword: voltage-based control

Search Result 1,873, Processing Time 0.035 seconds

Carbon nanotube field emission display

  • Chil, Won-Bong;Kim, Jong-Min
    • Electrical & Electronic Materials
    • /
    • v.12 no.7
    • /
    • pp.7-11
    • /
    • 1999
  • Fully sealed field emission display in size of 4.5 inch has been fabricated using single-wall carbon nanotubes-organic vehicle com-posite. The fabricated display were fully scalable at low temperature below 415$^{\circ}C$ and CNTs were vertically aligned using paste squeeze and surface rubbing techniques. The turn-on fields of 1V/${\mu}{\textrm}{m}$ and field emis-sion current of 1.5mA at 3V/${\mu}{\textrm}{m}$ (J=90${\mu}{\textrm}{m}$/$\textrm{cm}^2$)were observed. Brightness of 1800cd/$m^2$ at 3.7V/${\mu}{\textrm}{m}$ was observed on the entire area of 4.5-inch panel from the green phosphor-ITO glass. The fluctuation of the current was found to be about 7% over a 4.5-inch cath-ode area. This reliable result enables us to produce large area full-color flat panel dis-play in the near future. Carbon nanotubes (CNTs) have attracted much attention because of their unique elec-trical properties and their potential applica-tions [1, 2]. Large aspect ratio of CNTs together with high chemical stability. ther-mal conductivity, and high mechanical strength are advantageous for applications to the field emitter [3]. Several results have been reported on the field emissions from multi-walled nanotubes (MWNTs) and single-walled nanotubes (SWNTs) grown from arc discharge [4, 5]. De Heer et al. have reported the field emission from nan-otubes aligned by the suspension-filtering method. This approach is too difficult to be fully adopted in integration process. Recently, there have been efforts to make applications to field emission devices using nanotubes. Saito et al. demonstrated a car-bon nanotube-based lamp, which was oper-ated at high voltage (10KV) [8]. Aproto-type diode structure was tested by the size of 100mm $\times$ 10mm in vacuum chamber [9]. the difficulties arise from the arrangement of vertically aligned nanotubes after the growth. Recently vertically aligned carbon nanotubes have been synthesized using plasma-enhanced chemical vapor deposition(CVD) [6, 7]. Yet, control of a large area synthesis is still not easily accessible with such approaches. Here we report integra-tion processes of fully sealed 4.5-inch CNT-field emission displays (FEDs). Low turn-on voltage with high brightness, and stabili-ty clearly demonstrate the potential applica-bility of carbon nanotubes to full color dis-plays in near future. For flat panel display in a large area, car-bon nanotubes-based field emitters were fabricated by using nanotubes-organic vehi-cles. The purified SWNTs, which were syn-thesized by dc arc discharge, were dispersed in iso propyl alcohol, and then mixed with on organic binder. The paste of well-dis-persed carbon nanotubes was squeezed onto the metal-patterned sodalime glass throuhg the metal mesh of 20${\mu}{\textrm}{m}$ in size and subse-quently heat-treated in order to remove the organic binder. The insulating spacers in thickness of 200${\mu}{\textrm}{m}$ are inserted between the lower and upper glasses. The Y\ulcornerO\ulcornerS:Eu, ZnS:Cu, Al, and ZnS:Ag, Cl, phosphors are electrically deposited on the upper glass for red, green, and blue colors, respectively. The typical sizes of each phosphor are 2~3 micron. The assembled structure was sealed in an atmosphere of highly purified Ar gas by means of a glass frit. The display plate was evacuated down to the pressure level of 1$\times$10\ulcorner Torr. Three non-evaporable getters of Ti-Zr-V-Fe were activated during the final heat-exhausting procedure. Finally, the active area of 4.5-inch panel with fully sealed carbon nanotubes was pro-duced. Emission currents were character-ized by the DC-mode and pulse-modulating mode at the voltage up to 800 volts. The brightness of field emission was measured by the Luminance calorimeter (BM-7, Topcon).

  • PDF

A DLL-Based Multi-Clock Generator Having Fast-Relocking and Duty-Cycle Correction Scheme for Low Power and High Speed VLSIs (저전력 고속 VLSI를 위한 Fast-Relocking과 Duty-Cycle Correction 구조를 가지는 DLL 기반의 다중 클락 발생기)

  • Hwang Tae-Jin;Yeon Gyu-Sung;Jun Chi-Hoon;Wee Jae-Kyung
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.2 s.332
    • /
    • pp.23-30
    • /
    • 2005
  • This paper describes a DLL(delay locked loop)-based multi-clock generator having the lower active stand-by power as well as a fast relocking after re-activating the DLL. for low power and high speed VLSI chip. It enables a frequency multiplication using frequency multiplier scheme and produces output clocks with 50:50 duty-ratio regardless of the duty-ratio of system clock. Also, digital control scheme using DAC enables a fast relocking operation after exiting a standby-mode of the clock system which was obtained by storing analog locking information as digital codes in a register block. Also, for a clock multiplication, it has a feed-forward duty correction scheme using multiphase and phase mixing corrects a duty-error of system clock without requiring additional time. In this paper, the proposed DLL-based multi-clock generator can provides a synchronous clock to an external clock for I/O data communications and multiple clocks of slow and high speed operations for various IPs. The proposed DLL-based multi-clock generator was designed by the area of $1796{\mu}m\times654{\mu}m$ using $0.35-{\mu}m$ CMOS process and has $75MHz\~550MHz$ lock-range and maximum multiplication frequency of 800 MHz below 20psec static skew at 2.3v supply voltage.

A study on Detecting a Ghost-key using Additional Coating at the Membrane type Keyboard) (코팅 추가에 의한 멤브레인 키보드에서의 고스트-키 검출에 관한 연구)

  • Lee, HyunChang;Lee, MyungSeok
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.7
    • /
    • pp.56-63
    • /
    • 2016
  • This paper presents a novel method for detecting a ghost key at the membrane type keyboard, which has additional resistive coating to the membrane film. Also, the optimal ratio of resistances for detecting a ghost key was designed based on the characteristics of the membrane film. The optimal ratio of resistances was considered to be able to detect the worst case (i.e., difference voltage between normal key and ghost key is minimum). The ability of the proposed methods are evaluated by simulation studies in this paper. In order to verify the proposed method, the experiment was carried out with a designed circuit and A/D (analog to digital) in MCU (micro controller unit). The proposed method is implemented into the membrane type keyboard and is verified by experimental results.

A Contact-less Power Supply for Photovoltaic Power Generation System (태양광 발전 시스템을 위한 무접점 전원장치)

  • Lee, Hyun-Kwan;Kong, Young-Su;Kim, Yoon-Ho;Lee, Gi-Sik;Kang, Sung-In;Chung, Bong-Geun;Kim, Eun-Soo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.11 no.3
    • /
    • pp.216-223
    • /
    • 2006
  • The high efficiency full-bridge LLC resonant converter using a contact-less transformer Is proposed for the photovoltaic power generation system. For the series resonance with a series capacitor, the LLC resonant converter utilizes the leakage inductance and magnetizing inductance of a contact-less transformer Unlike the conventional series resonant converter operated to the continuous resonant current at above resonance frequency, the proposed converter operates to the discontinuous resonant current at the narrow frequency control range below resonance frequency. Due to the discontinuous mode resonant current, the proposed converter can be achieved the zero voltage switching (ZVS) in the primary switches and the zero current switching (ZCS) in the secondary rectification diodes without my auxiliary circuit. In this paper, the experimental results of the proposed full-bridge LLC resonant converter using a contact-less transformer are verified on the simulation based on the theoretical analysis and the 150W experimental prototype.

Modeling of Two-dimensional Self-consistent RF Plasmas on Discharge Chamber Structures (전극 구조에 관한 2차원 RF 플라즈마의 모델링)

  • So, Soon-Youl;Lim, Jang-Seob;Kim, Chel-Woon
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.4
    • /
    • pp.1-8
    • /
    • 2005
  • Plasma researches using parallel-plate electrodes are widely used in semiconductor application such as etching and thin film deposition. Therefore, a quantitative understanding and control of plasma behavior are becoming increasingly necessary because their important applications and simulation techniques have been actively carried out in order to solve such problems above. In this paper, we developed a two-dimensional(2D) self-consistent fluid model, because 2D models can deal with real reactor geometries. The fluid model is based on particle continuity equations for taking account of an electrode system in a cylindrical geometry. An pure Ar gas was used at 500[mTorr] and radio-frequency (13.56(MHz)). Four models were simulated under the different electrode geometries which have chamber widths of 5.25, 6.0, 8.0, and 10.0[cm] and we compared their results with each other. Plasma uniformity and a do self-bias voltage were also discussed.

Development of a Controller for Variable-rate Application of Granular Fertilizer (입제 비료의 변량 살포를 위한 제어기 개발)

  • Yu J.H.;Kim Y.J.;Ryu K.H.
    • Journal of Biosystems Engineering
    • /
    • v.31 no.2 s.115
    • /
    • pp.108-114
    • /
    • 2006
  • This study was conducted to design and fabricate a controller for variable-rate application of granular fertilizer based on physical and chemical information, to analyze the performance of the controller and characteristics of a discharger. The result of the study are summarized as follows: 1. The charge ratios of discharger by accumulation heights of fertilizer in hopper were examined, and the variations in charge ratio were $72.58{\sim}93.33%$ and $63.14{\sim}94.42%$ for the fertilizers Super 21 and Sinsedae, respectively. The charge ratio also decreased as the rotational speed of discharger increased. 2. The coefficient of variation of discharge amount by rotational speed and discharge time of discharger were in the range of $2.94{\sim}11.23%$ and $2.82{\sim}10.80%$ for the fertilizer of Super 21 and Sinsedae. Except the rotational speed of 12 rpm, the coefficient of variation for discharge amount were relatively small with 4% more or less 3. In order to evaluate the rotational speed of discharger, the control signal in the range of $0{\sim}5V$ was subdivided into the 50 steps by 0.1V. The regression equation for the rotational speed of discharger was Y=55.984X-79.174(X: input voltage, V, Y: discharger speed, RPM) and the $R^2$ was 0.99. 4. In order to evaluate the performance of the controller for variable-rate application of granular fertilizer, settling time to unit step input was examined. The settling time varied from 0.8sec to 1.4 sec.

The Average Power Algorithm of Active Power Filters for Asymmetrical Three-Phase Three-Wire Power System (비대칭 3상 3선 전원 시스템을 위한 능동전력필터의 평균전력 알고리즘)

  • 정영국;김우용;임영철
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.6
    • /
    • pp.514-524
    • /
    • 2001
  • Conventional average power theory has been used to design and control active power filters But compensating reference currents of active power filters calculated by conventional average power theory are definitively influenced by three phase source voltage conditions such as unbalance or distortion. This paper presents a new average power algorithm for active power filters which can detect symmetrically equally active or fundamental reactive currents in each phase based on decomposition of fundamental reactive component and harmonics under unbalanced power conditions. The effectiveness of the proposed algorithm is demonstrated by MATLAB/SIMULINK simulation and experimental results for a three wire distribution system with 15% unbalanced source voltages.

  • PDF

Chronic postsurgical pain: current evidence for prevention and management

  • Thapa, Parineeta;Euasobhon, Pramote
    • The Korean Journal of Pain
    • /
    • v.31 no.3
    • /
    • pp.155-173
    • /
    • 2018
  • Chronic postsurgical pain (CPSP) is an unwanted adverse event in any operation. It leads to functional limitations and psychological trauma for patients, and leaves the operative team with feelings of failure and humiliation. Therefore, it is crucial that preventive strategies for CPSP are considered in high-risk operations. Various techniques have been implemented to reduce the risk with variable success. Identifying the risk factors for each patient and applying a timely preventive strategy may help patients avoid the distress of chronic pain. The preventive strategies include modification of the surgical technique, good pain control throughout the perioperative period, and preoperative psychological intervention focusing on the psychosocial and cognitive risk factors. Appropriate management of CPSP patients is also necessary to reduce their suffering. CPSP usually has a neuropathic pain component; therefore, the current recommendations are based on data on chronic neuropathic pain. Hence, voltage-dependent calcium channel antagonists, antidepressants, topical lidocaine and topical capsaicin are the main pharmacological treatments. Paracetamol, NSAIDs and weak opioids can be used according to symptom severity, but strong opioids should be used with great caution and are not recommended. Other drugs that may be helpful are ketamine, clonidine, and intravenous lidocaine infusion. For patients with failed pharmacological treatment, consideration should be given to pain interventions; examples include transcutaneous electrical nerve stimulation, botulinum toxin injections, pulsed radiofrequency, nerve blocks, nerve ablation, neuromodulation and surgical management. Physical therapy, cognitive behavioral therapy and lifestyle modifications are also useful for relieving the pain and distress experienced by CPSP patients.

Design of Graphic Memory for QVGA-Scale LCD Driver IC (QVGA급 LCD Driver IC의 그래픽 메모리 설계)

  • Kim, Hak-Yun;Cha, Sang-Rok;Lee, Bo-Sun;Jeong, Yong-Cheol;Choi, Ho-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.12
    • /
    • pp.31-38
    • /
    • 2010
  • This paper presents the design of a graphic memory for QVGA-scale LCD Driver IC (LDI). The graphic memory is designed based on the pseudo-SHAM for the purpose of small area, and the memory cell structure is designed using a bit line partitioning method to improve sensing characteristics and drivabilties in the line-read operation. Also, a collision protection circuit using C-gate is designed to control collisions between read/write operations and self-refresh/line-read operations effectively. The graphic memory circuit has been designed in transistor level using $0.18{\mu}m$ CMOS technology library and the operations of the graphic memory have been verified using Hspice. The results show that the bit-bitb line voltage difference, ${\Delta}V$ increases by 40%, the charge sharing time between bit and bitb voltages $T_{CHGSH}$ decreases by 30%, and the current during line-read decreases by 40%.

A Sensing Method of PoRAM with Multilevel Cell (멀티레벨 셀을 가지는 PoRAM의 센싱 기법)

  • Lee, Jong-Hoon;Kim, Jung-Ha;Lee, Sang-Sun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.12
    • /
    • pp.1-7
    • /
    • 2010
  • In this paper, we suggested a sensing method of PoRAM with the multilevel cell When a specific voltage is applied between top and bottom electrodes of PoRAM unit cell, we can distinguish cell states by changing resistance values of the cell. Especially, we can use the PoRAM as the multilevel cell due to have four stable resistance values per cell. Therefore, we proposed an address decoding method, sense amplifier and control signal for sensing of a multilevel cell. The sense amplifier is designed based on a current comparator that compared a cell current the cell with a reference current, and have a low input impedance for a amplification of the current. The proposed circuit was designed in a $0.13{\mu}m$ CMOS technology, we verified to sense each data "00", "01", "10", "10" by four states of a cell current.