• Journal of Korean Institute of Industrial Engineers
• /
• v.28 no.3
• /
• pp.283-290
• /
• 2002

Two-level fractional factorial designs are widely used when many factors are considered. When two-level fractional factorial designs are used, some effects are confounded with each other. To break the confounding between effects, we can use fractional factorial designs, called fold-over designs, in which certain signs in the design generators are switched. In this paper, optimal fold-over designs with four-level quantitative and two-level factors are presented for (1) the initial designs without curvature effect and (2) those with curvature effect. Optimal fold-over design tables are provided for 8-run, 16-run, and 32-run experiments.

• Journal of Information Display
• /
• v.2 no.2
• /
• pp.32-38
• /
• 2001

PDP(plasma display panel) represents the gray levels by the pulse number modulation technique that results in undesirable dynamic false contours on moving images. This paper proposes a LUT(Look-up table) based error diffusion algorithm for reduction of the dynamic false contours. A quantitative measure of the dynamic false contours is defined first. The measure of the dynamic false contours is calculated through simulation of every gray level combination of two consecutive frames. Based on the calculated measures, a modified gray level for a pair of gray levels of two consecutive frames is chosen to reduce the dynamic false contours. The chosen gray levels serve as contents of a gray level conversion LUT. Given a pair of gray levels of two consecutive frames, the gray level of current frame is modified based on the gray level conversion LUT. The new gray level is displayed on PDP. An error diffusion algorithm is, then, applied to compensate for the differences in the gray levels.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.45 no.4
• /
• pp.535-542
• /
• 1996

A zero voltage switching (ZVS) three level auxiliary resonant commutated pole inverter (ARCPI) is presented for high power GTO inverters. The concept of ARCP for two level inverter is extended to the three inverter. The proposed auxiliary commutation circuit consists of one resonant inductor and two bi-directional switches, which provides ZVS condition to the main devices without increasing device voltage or current stresses. The auxiliary device operates with zero current switching (ZCS) which enables use of the low cost thyristors. The proposed ARCPI can handle higher voltage and higher power (1-10MVA) comparing to the two level one. Operation and analysis of the ARCPI are illustrated and the features are compared o those of the snubber circuit incorporated three level inverter. Experimental results with 10kW, 4kHz prototype are presented to verify the principle of operation. (author). refs., figs., tab.

• Journal of Sensor Science and Technology
• /
• v.22 no.6
• /
• pp.421-427
• /
• 2013

In this paper, we introduce a new synchronous visible light communication system in which the synchronizing pulse and the data bits are simultaneously transmitted using a 3-level light signal. In the transmitter, the synchronizing pulse and the data bits modulate independently two identical visible LEDs, whose output lights add in free space, make 3-level optical signal. In the receiver, a photodiode detects the light and generates a 3-level output voltage, whose positive and negative part correspond to the synchronizing pulse and the data bits, respectively. The two signals are easily separated and recovered by a simple diode circuit. This configuration provides two independent VLC channels without any multiplexing technique, simplifies the circuit design and construction of synchronous VLC systems.

• Journal of applied mathematics & informatics
• /
• v.11 no.1_2
• /
• pp.317-326
• /
• 2003

We classify all possible level Artinian O-sequences of socle degree 5 and type 3. Moreover, we show how to construct level Artinian algebras with those Hilbert functions using the sum of two ideals of finite sets of points in $P^2$ such that the ideal of the union of two sets is level.

• KSCE Journal of Civil and Environmental Engineering Research
• /
• v.6 no.2
• /
• pp.1-15
• /
• 1986

The algorithm Proposed utilizes the two-levels technique. In the first level which consists of two phases, the cross-sectional area of the truss member is optimized by transforming the nonlinear problem into SUMT, and solving SUMT utilizing the modified Newton-Rahson method. In the second level, the geometric shape is optimized utilizing the unindirectional search technique of the Powell method which make it possible to minimize only the objective function. The algorithm Proposed in this study is numerically tested for several truss structures with various shapes, loading conditions and design criteria, and compared with the results of the other algorithms to examine its applicability and stability. The numerical comparisons show that the two-Levels algorithm Proposed in this study is safely applicable to any design criteria, and the convergency rate is relathely fast and stable compared with other iteration methods for the geometric optimization of truss structures.

• Journal of the Korean Society of Fisheries and Ocean Technology
• /
• v.60 no.1
• /
• pp.71-79
• /
• 2024

In compliance with environmental regulations at sea and the introduction of unmanned autonomous ships, electric propulsion ships are garnering significant attention. Induction machines used as propulsion electric motor (PEM) have maintenance advantages, but speed control is very complicated and difficult. One of the most commonly used techniques for speed control is DTC (direct torque control). DTC is simple in the reference frame transformation and the stator flux calculation. Meanwhile, two-level and three-level voltage source inverters (VSI) are predominantly used. The three-level VSI has more flexibility in voltage space vector selection compared to the two-level VSI. In this paper, speed is controlled using the DTC method based on the specifications of the PEM. The speed controller employs a PI controller with anti-windup functionality. In addition, the characteristics of the two-level VSI and three-level VSI are compared under identical conditions. It was confirmed through simulation that proper control of speed and torque has been achieved. In particular, the torque ripple was small and control was possible with a low DC voltage at low speed in the three-level VSI. The study confirmed that the application of DTC, using a three-level VSI, contributes to enhancing the system's response performance.

• Journal of Korean Society of Industrial and Systems Engineering
• /
• v.10 no.16
• /
• pp.81-88
• /
• 1987

This article develops to determine and to allocate the two level factors at the table of orthogonal arrays. The column numbers of two factors and two-factor interaction can be determined in applying the bit-by-bit EX-OR operation. The assignment of the Two factors and Two factor interaction is attained by USING COMPUTER, IBM PC/AT applying algorithm of EX-OR operation Theory.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.29A no.4
• /
• pp.83-90
• /
• 1992

The state machine synthesizer is widely used to FSM synthesis. In this paper, we developed the state machine description language "state CHDL" such as IF, THEN, ELSE, SWITCH, CASE statements. Also, an algorithm for efficient state minimization and two level minimizer of FSM and graphical user interface-pin map window, supporting the designer with input-ouput effency, are presented.

• Journal of Korean Society of Transportation
• /
• v.14 no.3
• /
• pp.75-90
• /
• 1996

The objective of study is to examine relationship between traffic flow characteristics of two lane entrance terminal and acceleration length, and to suggest the acceleration length by level of service. The relationship between the speed ratio and the distance from the ramp appeared to be a quadratic concave from. In the case of two lane entrance ramp, the acceleration length is suggested as 1.4~2.0 times longer than the acceleration length of one lane entrance ramp. It is also recommended that acceleration length for two lane entrance ramp should be designed according to the level of service at the right most lane (level of service A : 1.4 B : 1.6 C : 1.8 D : 2.0 times of the one lane entrance ramp acceleration length) on freeway.