• Title/Summary/Keyword: timing receiver

Search Result 251, Processing Time 0.026 seconds

Region Defense Technique Using Multiple Satellite Navigation Spoofing Signals

  • Lee, Chi-Hun;Choi, Seungho;Lee, Young-Joong;Lee, Sang Jeong
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.11 no.3
    • /
    • pp.173-179
    • /
    • 2022
  • The satellite navigation deception technology disturbs the navigation solution of the receiver by generating a deceptive signal simulating the actual satellite for the satellite navigation receiver mounted on the unmanned aerial vehicle, which is the target of deception. A single spoofing technique that creates a single deceptive position and velocity can be divided into a synchronized spoofing signal that matches the code delay, Doppler frequency, and navigation message with the real satellite and an unsynchronized spoofing signal that does not match. In order to generate a signal synchronized with a satellite signal, a very sophisticated and high precision signal generation technology is required. In addition, the current position and speed of the UAV equipped with the receiver must be accurately detected in real time. Considering the detection accuracy of the current radar technology that detects small UAVs, it is difficult to detect UAVs with an accuracy of less than one chip. In this paper, we assume the asynchrony of a single spoofing signal and propose a region defense technique using multiple spoofing signals.

Design and Implementation of a GNSS Receiver Development Platform for Multi-band Signal Processing (다중대역 통합 신호처리 가능한 GNSS 수신기 개발 플랫폼 설계 및 구현)

  • Jinseok Kim;Sunyong Lee;Byeong Gyun Kim;Hung Seok Seo;Jongsun Ahn
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.13 no.2
    • /
    • pp.149-158
    • /
    • 2024
  • Global Navigation Satellite System (GNSS) receivers are becoming increasingly sophisticated, equipped with advanced features and precise specifications, thus demanding efficient and high-performance hardware platforms. This paper presents the design and implementation of a Field-Programmable Gate Array (FPGA)-based GNSS receiver development platform for multi-band signal processing. This platform utilizes a FPGA to provide a flexible and re-configurable hardware environment, enabling real-time signal processing, position determination, and handling of large-scale data. Integrated signal processing of L/S bands enhances the performance and functionality of GNSS receivers. Key components such as the RF frontend, signal processing modules, and power management are designed to ensure optimal signal reception and processing, supporting multiple GNSS. The developed hardware platform enables real-time signal processing and position determination, supporting multiple GNSS systems, thereby contributing to the advancement of GNSS development and research.

Evaluation of Daily Jump Compensation Methods for GPS Carrier Phase Data

  • Lee, Young Kyu;Yang, Sung-Hoon;Lee, Chang Bok;Lee, Jong Koo
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.4 no.1
    • /
    • pp.25-31
    • /
    • 2015
  • In this paper, we described the timing-offset comparison results between various daily jump compensation methods for GPS carrier phase (CP) measurement data. For the performance comparison, we used about 70 days GPS measurement data obtained from two GPS geodetic receivers which share the reference 1 PPS and RF signals and closely located in each other within a few meters. From the experiment results, the followings were observed. First, daily jumps existed in CP measurements depend on not only the environment but also the receiver which will make a full compensation be very hard or impossible. Second, clock bias can be occurred in the case of using a simple compensation with accumulation of daily jumps but it could be used in a short-period frequency comparison campaign (less than about 7 days) despite of its drawback.

Timing Synchronization with Channel Impulse Response in OFDM Systems (채널 임펄스 응답을 이용한 OFDM 시스템 시간 동기)

  • Kang, Eun-Su;Han, Dong-Seog
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.7 s.361
    • /
    • pp.53-58
    • /
    • 2007
  • OFDM (orthogonal frequency division multiplexing) is an effective modulation technique for high speed transmission over fading channels. However, it has a high bit error rate in the receiver if there is an error on frame synchronization because of phase rotation. A coherent OFDM system has to acquire exact timing synchronization of fraction and integer sampling positions. When a sampling offset exist the performance of a receiver will be degraded severely. In this paper, we propose an algorithm that acquires the fractional sampling offset in OFDM systems. This scheme compares the channel impulse responses with the early and late sampled signals having 0.5 sample offset from the estimated sampling positions by correlation with the received and training samples. Its performance is verified by computer simulations in multipath channels.

A Study on the DPLL Implementation using the WDM Phase Detector (WDM 방식을 이용한 DPLL 구현에 관한 연구)

  • Lee, Sang-Mok;Jeong, Jae-Hoon;Choi, Sang-Tai;Han, Il-Song
    • Proceedings of the KIEE Conference
    • /
    • 1987.07b
    • /
    • pp.950-953
    • /
    • 1987
  • A wave difference method(WDH) phase detector for timing recovery is designed in the digital subscriber loop receiver. This paper describes the architecture and experimental results of the WDM, tankless timing extraction PLL. The results show that the designed WDM timing extraction circuit have stable jitter performance without the use of high precision LC tank circuit.

  • PDF

Performance Analysis of a Vector DLL Based GPS Receiver

  • Lim, Deok Won;Choi, Heon Ho;Lee, Sang Jeong;Heo, Moon Beom
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.1 no.1
    • /
    • pp.1-6
    • /
    • 2012
  • For a Global Positioning System (GPS) receiver, it is known that a Vector Delay Locked Loop (DLL) in which the code signals of each satellite are tracked in parallel by using navigation results shows better performance in the aspect of the tracking accuracy and the robustness than that of a Scalar DLL. However, the quantitative analysis and the logical grounds for that performance enhancement of the Vector DLL are not sufficient. This paper, therefore, proposes the structure of the GPS receiver with the Vector DLL and analyzes the performance of it. The tracking and the positioning accuracy of the Vector DLL are theoretically analyzed and confirmed by simulation results. From the simulation results, it can be seen that the tracking and positioning accuracy has been improved about 30% in case that the receiver is static and the positioning is conducted for every Pre-detection Integration Time (PIT) while C/N0 is 45 dB-Hz.

Design of a High Dynamic-Range RF ASIC for Anti-jamming GNSS Receiver

  • Kim, Heung-Su;Kim, Byeong-Gyun;Moon, Sung-Wook;Kim, Se-Hwan;Jung, Seung Hwan;Kim, Sang Gyun;Eo, Yun Seong
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.4 no.3
    • /
    • pp.115-122
    • /
    • 2015
  • Global Positioning System (GPS) is used in various fields such as communications systems, transportation systems, e-commerce, power plant systems, and up to various military weapons systems recently. However, GPS receiver is vulnerable to jamming signals as the GPS signals come from the satellites located at approximately 20,000 km above the earth. For this reason, various anti-jamming techniques have been developed for military application systems especially and it is also required for commercial application systems nowadays. In this paper, we proposed a dual-channel Global Navigation Satellite System (GNSS) RF ASIC for digital pre-correlation anti-jam technique. It not only covers all GNSS frequency bands, but is integrated low-gain/attenuation mode in low-noise amplifier (LNA) without influencing in/out matching and 14-bit analogdigital converter (ADC) to have a high dynamic range. With the aid of digital processing, jamming to signal ratio is improved to 77 dB from 42 dB with proposed receiver. RF ASIC for anti-jam is fabricated on a 0.18-μm complementary metal-oxide semiconductor (CMOS) technology and consumes 1.16 W with 2.1 V (low-dropout; LDO) power supply. And the performance is evaluated by a kind of test hardware using the designed RF ASIC.

A Performance Analysis of Multi-GNSS Receiver with Various Intermediate Frequency Plans Using Single RF Front-end

  • Park, Kwi Woo;Chae, Jeong Geun;Song, Se Phil;Son, Seok Bo;Choi, Seungho;Park, Chansik
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.6 no.1
    • /
    • pp.1-8
    • /
    • 2017
  • In this study, to design a multi-GNSS receiver using single RF front-end, the receiving performances for various frequency plans were evaluated. For the fair evaluation and comparison of different frequency plans, the same signal needs to be received at the same time. For this purpose, two synchronized RF front-ends were configured using USRP X310, and PC-based software was implemented so that the quality of the digital IF signal received at each front-end could be evaluated. The software consisted of USRP control, signal reception, signal acquisition, signal tracking, and C/N0 estimation function. Using the implemented software and USRP-based hardware, the signal receiving performances for various frequency plans, such as the signal attenuation status, overlapping of different systems, and the use of imaginary or real signal, were evaluated based on the C/N0 value. The results of the receiving performance measurement for the various frequency plans suggested in this study would be useful reference data for the design of a multi-GNSS receiver in the future.

Performance Analysis of Pulse Positioning Using Adaptive Threshold Detector (ATD)

  • Chang, Jae Won;Lee, Sang Jeong
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.7 no.1
    • /
    • pp.25-35
    • /
    • 2018
  • This paper describes the measurement of pulse positioning (input time) to calculate a time of arrival (TOA) that takes from transmitting a signal from the target of multilateration (MLAT) system to receiving the signal at the receiver. In this regard, this paper analyzes performances of simple threshold method and level adjust system (LAS) method, which is one of the adaptive threshold detector (ATD) methods, among many methods to calculate pulse positioning of signal received at the receiver. To this end, Cramer-rao lower bound (CRLB) with regard to pulse positioning, which was measured when signals transmitted from a transponder mounted at the target were received at the receiver, was induced and then deviation sizes with regard to pulse positioning, which was measured with simple threshold and LAS methods through MATLAB simulations, were compared. Next, problems occurring according to a difference in amplitude of signals inputted to each receiver are described when pulse positioning is measured at multiple receivers located at a different distance from the target as is the case in the MLAT system. Furthermore, LAS method to resolve the problems is explained. Lastly, this study analyzes whether a pulse positioning error occurring due to the signal noise satisfies the requirement (6 nsec. or lower) recommended for the MLAT system when using these two methods.

Analysis on power penalty due to timing jitters when considering intersymbol interference in the receivers on intensity modulation/direct detection optical communication systems (강도변조/직접검파 광통신 수신기에서 심벌간 간섭을 고려할 경우 타이밍 지터에 의한 잔력 페널티 해석)

  • 은수정;심요안;김부균
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.4
    • /
    • pp.1077-1088
    • /
    • 1996
  • In this paper, we propose a new method to analyze the performance degradation by timing jitters in the receivers of intensity modulation/direct detection digital optical communication systems where pulse-shaping filters are used to minimize intersymbol interference. The results obtained from the proposed analytical method show that conventional analytical methods underestimate the influence of timing jitters on the receiver performance. Using the proposed anlaytical method, we derive an analytic equation for approximated power penalty due to timing itters and obtain an exact power penalty by numerical analyses. Assuming Gaussian or uniform probability density function for timing jitters, we also show that assumption of Gaussian distribution for timing jitters yields more performance degration than that of uniform distribution.

  • PDF