• 전기의세계
• /
• v.24 no.5
• /
• pp.91-96
• /
• 1975

In this paper, with a view to study the impurity effect, Ge-Si-Te memory devices are investigated experimentally about the dependence of temperature and frequency. Conductivity depends upon temperature and frequency and it is some-what influenced by heat treatment. With increasing frequency, conductivity has a tendency to be independent of temperature. We found that switching time and threshold voltage are reduced by it.

• Journal of the Korea Safety Management & Science
• /
• v.4 no.2
• /
• pp.179-188
• /
• 2002

A study to analyze and solve problems of multi wire installation duct experiment has presented in this paper. We have taken Taguchi's parameter design approach, specifically orthogonal array, and determined the optimal levels of the selected variables through analysis of the experimental results using S/N ratio.

• 전기의세계
• /
• v.15 no.1
• /
• pp.14-19
• /
• 1966

Transient stability analysis of Yongwol-Bupyong power system, which contains Yongwol steam power station, the largest one in Korea, was undertaken by using the Yonsei 101 Analog computer. The critical switching time and phase angle for the present 150MW power flow to be stable were found. And the transient stability power limit for the system was also found. It is concluded that the system becoms unstable if the power flow increases much more than 151MW.

• Proceedings of the KIEE Conference
• /
• 2005.07b
• /
• pp.1540-1542
• /
• 2005

In SMPS, digital control techniques are adopted widely. But Digital controlled SMPS has poor performance of regulation and transient response than analog controlled SMPS. Delay time of control computing and low frequency of updating duty ratio make digital controlled SMPS poor performance. This paper proposed the optimized control computation to increase not only frequency of updating duty ratio but also switching frequency of SMPS.

• Journal of Advanced Marine Engineering and Technology
• /
• v.19 no.1
• /
• pp.71-81
• /
• 1995

In this paper, a new speed control scheme for induction motor drives that regular sampled PWM and harmonic elimination switching pattern over the full range of output speed is presented. The proposed scheme(hybrid scheme) provides three mode and guarantees smooth voltage boost. A detailed description of the scheme, along with the relalization aspect, is described. Moreover, methods of compensating for dead time and optical transmission system of drive signal are proposed and investigated. Finally, experimental investigation of hybrid scheme is presented.

• Proceedings of the Korean Magnestics Society Conference
• /
• 2008.12a
• /
• pp.137.1-137.1
• /
• 2008

• The Transactions of the Korea Information Processing Society
• /
• v.7 no.6
• /
• pp.1753-1765
• /
• 2000

As the areas of computer application are expanded, real-time application environments that must process as many transactions as possible within their deadlines, such as a stock transaction systems, ATM switching systems etc, have been increased recently. The reason why the conventional database systems can't process soft real-time applications is the lack of prediction and poor performance on processing transaction's deadline. If transactions want to access data stored at the secondary storage, they can not satisfy requirements of real-time applications because of the disk delay time. This paper designs a main-memory database prototype systems to be suitable to real-time applications and then this system can produce rapid results without disk i/o as all of the information are loaded in main memory database. In thesis proposed the improved techniques with respect to logging, checkpointing, and recovering in our environment. In order to improve the performance of the system, a) the frequency of log analysis and redo processing is reduced by the proposed redo technique at system failure, b) database consistency is maintained by improved fuzzy checkpointing. The performance model is proposed which consists of two parts. The first part evaluates log processing time for recovery and compares with other research activities. The second part examines checkpointing behavior.

• Journal of the Optical Society of Korea
• /
• v.18 no.6
• /
• pp.766-771
• /
• 2014

Single-ring all-pass filters with various coupling ratios are designed, fabricated, and characterized to assess the validity of the split-step time-domain modeling approach, which is considered for direct simulation of time-domain characteristics, such as optical delay, of various ring resonator devices. When the coupling ratio of the single-ring all-pass filter is 0.4 and 0.8, the delay time is measured to be about 145 and 42 ps respectively, which is comparable to the time-domain modeling results of 151 and 47 ps respectively. The measurements for two- and three-ring all-pass filters are also found to agree quite well with the simulation results. With these results it is confirmed that the split-step time-domain model could be efficiently incorporated into an optical-communication simulation module for ring resonator delay components in an all-optical packet switching system.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.18 no.7
• /
• pp.1018-1027
• /
• 1993

In this thesis, we evaluate the performance of the TDX-IB/ISDN Switching System ISS (ISDN Subscriber Subsystem) which is the ISDN user-network interface module. For this evaluation, performance indices are established and major performance parameters which influence message processing are extracted by studying the ISS structure and mechanism. To reflect these parameters, simulation model is developed and simulated. From the result of maximum throughput, message delay time, etc. , ISS message processing capability is evaluated and several method to enhance the system performance is proposed, by analyzing the system bottleneck element.

• Journal of Power Electronics
• /
• v.15 no.3
• /
• pp.660-669
• /
• 2015

This paper presents a control scheme with a focus on the combination of phase disposition pulse width modulation (PDPWM) and DC capacitor voltage control for a chopper-cell based modular multilevel converter (MMC) for the purpose of eliminating the time-consuming voltage sorting algorithm and complex voltage balancing regulators. In this paper, the convergence of the DC capacitor voltages within one arm is realized by charging the minimum voltage module and discharging the maximum voltage module during each switching cycle with the assistances of MAX/MIN capacitor voltage detection and PDPWM signals exchanging. The process of voltage balancing control introduces no extra switching commutation, which is helpful in reducing power loss and improving system efficiency. Additionally, the proposed control scheme also possess the merit of a simple executing procedure in application. Simulation and experimental results indicates that the MMC circuit together with the proposed method functions very well in balancing the DC capacitor voltage and improving system efficiency even under transient states.