• Proceedings of the Korean Information Science Society Conference
• /
• 2005.07a
• /
• pp.457-459
• /
• 2005

OBS(Optical Burst Switching) 망에서 우선 순위를 보장해 주기 위해 채널 선정 방식(preemptive channel reservation scheme)이 제안되어 왔다. 채널 선점으로 인해 drop된 버스트의 크기가 OBS 망의 전체 성능에 영향을 끼치는 요소인데도 불구하고 기존의 채널 선점 방식은 선점될 채널 선택 시에 버스트의 채널 사용 시간(elapsed time)만을 고려하고 있다. 따라서 본 논문에서는 각 버스트의 채널 사용 시간과 버스트 길이의 합이 작은 채널을 선택하는 선점 방식으로써 Length-based Smallest Elapsed time Selection(LSE)을 제안한다 시뮬레이션을 통하여 제안하는 LSE 방식이 기존의 SE(Smallest Elapsed time)에 비해서 버스트 손실 성능 면에서 우수함을 알 수 있었다.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.11 no.1
• /
• pp.78-101
• /
• 2017

High-quality industrial control is critical to ensuring production quality, reducing production costs, improving management levels and stabilizing equipment and long-term operations. WiFi-based Long Distance (WiLD) networks have been used as remote industrial control networks. Real-time performance is essential to industrial control. However, the original mechanism of WiLD networks does not minimize end-to-end delay and restricts improvement of real-time performance. In this paper, we propose two algorithms to obtain the transmitting/receiving phase cycle length for each node such that real time constraints can be satisfied and phase switching overhead can be minimized. The first algorithm is based on the branch and bound method, which identifies an optimal solution. The second is a fast heuristic algorithm. The experimental results show that the execution time of the algorithm based on branch and bound is less than that of the heuristic algorithm when the network is complex and that the performance of the heuristic algorithm is close to the optimal solution.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.39 no.4
• /
• pp.25-35
• /
• 2002

This work describes an 8b 200MHz time-interleaved subranging analog-to-digital converter (ADC) based on a single-poly digital CMOS process. Two fine ADCs for lower digital bits of the proposed ADC employ a time-sharing double-channel architecture to increase system speed and a new reference voltage switching scheme to reduce settling time of the reference voltages and chip area. The proposed intermeshed resistor string, which generates reference voltages for fine ADCs, improves linearity and settling time of the reference voltages simultaneously. The proposed sample- and-hold amplifier(SHA) is based on a highly linear common-drain amplifier and passive differential circuits to minimize power consumption and chip area with 8b accuracy and employs input dynamic common mode feedback circuits for high dynamic performance at a 200MHz sampling rate. A new encoding circuit in a coarse ADC simplifies the signal processing between the coarse ADC and two successive fine ADCs.

• Journal of IKEEE
• /
• v.20 no.3
• /
• pp.251-259
• /
• 2016

This paper describes that how to enhance the robustness of semiconductor TRM(Transmitter and Receiver Module) through the bias sequencing and tuning the switching time. Previous circuit designs focused on improving the MDS(Minimum Detection Signal) performance. Because TRM has critical problem which transmission output signal leak into receiver by it's compact design. Under this condition, TRM was frequently broken down within the MTBF(Mean Time Between Failure). This study proposes the bias sequencing and tuning the switching time to improve above problem. At first, we collected major failure symptom and infer it's cause. Second, we demonstrated it's effect by derive the improvement method and apply it to our system. And finally we can convinced that the proposed method clear the frequent failure problem with its lack of isolation.

• Journal of the Korea Computer Industry Society
• /
• v.6 no.5
• /
• pp.741-748
• /
• 2005

Power saving module which is consisted of ferroelectric ceramic capacitor and time delay switching circuit was installed into electronic ballast in order to enhance energy efficacy and extend life time of fluorescent lamp. The impedance matching of negative resistance characteristics of F/L was optimized with the characteristics of ferroelectric ceramics capacitor to increase the light efficiency of the electronic ballast. The high efficiency of the electronic ballast was achieved by minimizing wasted power at the filament of F/L during the lighting by using the switching function of time delay circuit from preheating mode to non-preheating mode. The life time of F/L was also extended by eliminating the reverse electromotive force using time delay circuits to minimize the impacts to the filament of F/L from unwanted high voltage peaks during light-up period. As the results, the electronic ballast with the first grade energy efficiency was developed using ferroelectric ceramics and time delay module.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.17 no.3
• /
• pp.213-221
• /
• 2012

In a PWM inverter-fed IPMSM (Interior Permanent Magnet Synchronous Motor) drive, a dead time is inserted to prevent a breakdown of switching device caused by the short-circuit of DC link. This distorts the inverter output voltage resulting in a current distortion and torque ripple. In addition to the dead time, nonlinearity exists in switching devices of the PWM inverter, which is generally dependent on operating conditions such as the temperature, DC link voltage, and current. The voltage disturbance caused by the dead time and inverter nonlinearity directly influences on the inverter output performance, and it is known to be more severe at low speed. In this paper, a new compensation scheme for the dead time and inverter nonlinearity under the parameter variation is proposed for a PWM inverter-fed IPMSM drive. The overall system is implemented using DSP TMS320F28335 and the validity of the proposed algorithm is verified through the simulation and experiments.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.40 no.12
• /
• pp.94-105
• /
• 2003

OBS(Optical Burst Switching) networks which decouple the burst from its header has characteristic one-way reservation. Therefore, the fault of a fiber link may lead to the magnitude of burst loss. Since sending a header packet and using an offset time before the transmission of the corresponding burst. In this paper, we analysis a offset time based on the burst loss rate resulting from only link failure and by applying the restoration schemes in an optical burst switching networks. The simulation results in terms of the effect of a offset time is evaluated in our network model to verify that comparing the numerical analysis with simulation result. Finally, and through these results, We propose the new restoration scheme based on offset time considered Quality of Service.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.17 no.8
• /
• pp.2170-2187
• /
• 2023

The general interference is the imperative trouble for simultaneous wireless information and power transfer (SWIPT) system. Although interference has bad influences on the performance of the system, it carries energy simultaneously. In this paper, the energy-constrained relay of the SWIPT system needs to spend much time on energy collecting (EC) in the information transmission (IT) period. Therefore, we propose the scheme of interference signal energy collecting (ISEC) when the interference is strong, and the SWIPT system does not carry out IT. The relay of the system continues to collect energy and stores it until the interference has minimal impact on IT. Then the system performs IT. We divide the collected interference energy equally into several parts, and each IT block receives one part. The proposed scheme is appealing because it can reduce the time of EC in IT period to make the relay spends more time forwarding the received signal in order to improve the performance of the system throughput. Furthermore, we propose a time-switching (TS) protocol based on EC at the relay. And it allows the relay forwarding signal at an appropriate power. Under the protocol, the time of EC can be flexible according to the forwarding power that we give so that the collected energy can be used more efficiently. We give the expressions of the system throughput according to the proposed scheme and protocol. Moreover, the influence of the interference power on the system throughput is also studied.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.429-433
• /
• 2000

Recently the demand of motor for industrial household machinery is increasing. As Switching devices and control technology are progressing so the use of BLDC Motor is increasing But 3-Phase BLDC Motor generally used has pulsating torque and speed variation in commutation so the range of it's application is limited high speed application Especially to solve these problems it is necessary to increase phase to Motor so study of Poly-Phase BLDC Motor is progressing. In this paper we designed 7-Phase BLDC Motor drive system and MSTC(Minimum Switching Time Controller)

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.25 no.8
• /
• pp.899-905
• /
• 1988

In this paper, we suggest a new quasi-sliding mode condition with a wighting factor which guarantees all the states to reach switching planes and improves the convergence of the state trajectories. The result of computer simulation shows that by the suitable selection of a weighting factor, all the state trajectories reach switching planes and enter the sliding mode having the property of the insensitivity to parameter variation and disturbances.