• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.1
• /
• pp.52-58
• /
• 2009

A low voltage, low power delta-sigma modulator is proposed for cardiac pacemaker applications. A cascade of delta-sigma modulator stages that employ a feedforward topology has been used to implement a high-resolution oversampling ADC under the low supply. An inverter-based switched-capacitor circuit technique is used for low-voltage operation and ultra-low power consumption. An experimental prototype of the proposed circuit has been implemented in a $0.35-{\mu}m$ CMOS process, and it achieves 61-dB SNDR, 63-dB SNR, and 65-dB DR for a 120-Hz signal bandwidth at 7.6-kHz sampling frequency. The power consumption is only 280 nW at 1-V power supply.

• Journal of the Korean Institute of Telematics and Electronics S
• /
• v.34S no.5
• /
• pp.94-103
• /
• 1997

It is necesary that analog buffer circuit should drive an external load in the VLSI design such as switched capacitor efilter (SCF), D/A converter, A/d converter, telecommunicatin circuit, etc. The conventional CMOS buffer circuit have many probvlems according as CMOS technique. Firstly, Capacity of large load ar enot able to opeate well. The problem can be solve to use class AB stages. But large load are operated a difficult, because an element of existing CMOS has a quadratic functional relation with inptu and outut voltage versus output current. Secondly, whole circuit of dynamic rang edecrease, because a range of inpt and output voltages go down according as increasing of intergration rate drop supply voltage. In this paper suggests that new differential CMOS line driver make out of operating an external of large load. In telecommunication's chip case transmission line could be a load. It is necessary that a load operate line driver. The proposal circuit is planned to hav ea high generation power rnage of voltage with preservin linearity. And circuit of capability is inspected through simulation program (HSPICE).

• Journal of Electrical Engineering and Technology
• /
• v.6 no.4
• /
• pp.505-512
• /
• 2011

A novel passive boost power converter forsingle-phaseswitched reluctance motor is presented. A simple passive circuit is proposed comprisingthree diodes and one capacitor. The passive circuitis added in the front-end of a conventional asymmetric converter to obtain high negative bias. Based on this passive network, the terminal voltage of the converter side is a general DC-link voltage level in parallel mode up to a double DC-link voltage level in series mode. Thus,it can suppress the negative torque generation from the tail current and improve the output power. The results of the comparative simulation and experiments forthe conventional and proposed converter verify the performance of the proposed converter.

• Journal of Power Electronics
• /
• v.14 no.4
• /
• pp.661-670
• /
• 2014

A new DC/DC converter with zero voltage switching is proposed for applications with high input voltage and high load current. The proposed converter has two circuit modules that share load current and power rating. Interleaved pulse-width modulation (PWM) is adopted to generate switch control signals. Thus, ripple currents are reduced at the input and output sides. For high-voltage applications, each circuit module includes two half-bridge legs that are connected in series to reduce switch voltage rating to $V_{in}/2$. These legs are controlled with the use of asymmetric PWM. To reduce the current rating of rectifier diodes and share load current for high-load-current applications, two center-tapped rectifiers are adopted in each circuit module. The primary windings of two transformers are connected in series at the high voltage side to balance output inductor currents. Two series capacitors are adopted at the AC terminals of the two half-bridge legs to balance the two input capacitor voltages. The resonant behavior of the inductance and capacitance at the transition interval enable MOSFETs to be switched on under zero voltage switching. The circuit configuration, system characteristics, and design are discussed in detail. Experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• v.3B no.1
• /
• pp.1-9
• /
• 2003

This paper deals with the nodal admittance approach steady-state frequency domain analysis of the three-phase self-excited induction generator (SEIG) driven by the variable speed prime mover as the wind turbine. The steady-state performance analysis of this power conditioner designed for the renewable energy is based on the principle of equating the input mechanical power of the three-phase SEIG to the output mechanical power of the variable speed prime mover mentioned above. Us-ing the approximate frequency domain based equivalent circuit of the three-phase SEIG. The main features of the present algorithm of the steady-state performance analysis of the three-phase SEIG treated here are that the variable speed prime mover characteristics are included in the approximate equivalent circuit of the three-phase SEIG under the condition of the speed changes of the prime mover without complex computations processes. Furthermore, a feedback closed-loop voltage regulation of the three-phase SEIG as a power conditioner which is driven by variable speed prime movers such as the wind turbine(WT) employing the static VAR compensator(SVC) circuit composed of the thyristor phase controlled reactor(TCR) and the thyristor switched capacitor(TSC) controlled by the PI controller is designed and considered for wind-turbine driving power conditioner.

• Proceedings of the KIEE Conference
• /
• 2004.04a
• /
• pp.166-168
• /
• 2004

Conventional Switched Mode Power Supplies(SMPS) with diode-capacitor rectifier have distorted input current waveform with high harmonic order contents. Typically, these SMPS have a power factor lower than 0,7. To improve with this problem the power factor correction(PFC) circuit of power supplies has to be introduced. Specially, to the reduce size and manufacture cost of power conversion device, the single-stage PFC converter is increased to demand as necessary of study. In this paper, comparative analysis of Valley-fill, boost and feedforward type single stage power factor correction circuit based on the flyback converter is given. Also, the validity of designed three type of single stage PFC circuit are confirmed by simulation and experimental results.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.2
• /
• pp.25-33
• /
• 2007

In this paper, a fourth-order single-bit delta-sigma modulator is presented and implemented. The loop-filter is composed of both feedback and feedforward paths. Measurement results show that maximum 99dB dynamic range is achievable at a clock rate of 3.2MHz for 20kHz baseband. The proposed modulator has been fabricated in a $0.18{\mu}m$ standard CMOS process.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.8
• /
• pp.1887-1894
• /
• 2010

This paper proposes a new switched-capacitor sigma-delta modulator for automotive radars. Developed modulator is used to perform high-resolution analog-to-digital conversion (ADC) of high frequency band signal in a radar system. It has supply voltage of 2.7V, and has body-effect compensated switch configuration with low voltage and low distortion. The modulator has been implemented in a $0.25{\mu}m$ double-poly and triple-metal standard CMOS process, and it has die area of $1.9{\times}1.5mm^{2}$. It showed better total harmonic distortion of 20dB than the conventional bootstrapped circuit at the supply voltage of 2.7V.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.1578-1581
• /
• 2009

This work describes a power and area efficient switched-capacitor cyclic DAC for mobile display drivers. The proposed DAC can be simply implemented with one opamp two capacitors and several switches. Furthermore, the op-amp input referred offset is attenuated at the DAC output without additional offset cancellation circuitry. The operation of the cyclic DAC is verified through circuit level simulations.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.172-173
• /
• 2017

본 논문은 벅 차동전력조절 회로가 적용 된 다출력 스위치드-커패시터 부스트 컨버터의 소신호 모델 분석에 대한 논문이다. 제안하는 회로는 각 태양광 모듈의 최대전력점을 추정하기 위해서 제어된다. 제안하는 회로는 상태 공간 평균화 기법과 시그널 플로우 그래프를 통해서 해석하였으며 PSIM과 MATLAB을 통해서 증명하였다.