• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.32A no.12
• /
• pp.1-8
• /
• 1995

In this paper, we propose an extendible copy network in a large-scale ATM switch consisting of small switch modules implementable on a single VLSI chip or a single PCB. Considering multicasting switches consist of a copy network and a routing network, there exist broadcast and group translators (BGT) which assign the destination addresses into copied cells. The BGT table can be reduced by vertical partitioning method; copied cells are translated in adjacent BGTs and each BGT table has a single destination address per connection. In addition, the distribution network routes and copies incomming cells into several groups statically which are translated into consecutive BGTs. This guarantees the integrity of cell sequences. Connection-setup time as well as the BGT table size can be reduced significantly.

• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.2269-2270
• /
• 2008

Zigbee that is the wireless personal area networks communication technology for low power consumption is low-cost, low-power consumption, and small size and program code. From the present paper symbol and chip sequence of existing Zigbee module undergarment PN code generators which are a 1:1 mapping method it uses shift register and it plans the method which it proposes. The experimental result used Xilinx ISE and it measured synthesis and timing and power.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.6
• /
• pp.789-796
• /
• 2014

A CMOS photo detection bias quenching circuit is developed to be used with single photon avalanche photodiodes (SPADs) operating in Geiger mode for the detection of weak optical signals. The proposed bias quenching circuits for the performance improvement reduce the circuit size as well as improve the performance of the quenching operation. They are fabricated in a $0.18-{\mu}m$ standard CMOS technology to verify the effectiveness of this technique with the chip area of only $300{\mu}m^2$, which is about 60 % of the previous reported circuit. Two types of proposed circuits with resistive and capacitive load demonstrated improved performance of reduced quenching time. With a commercial APD by HAMAMATSU, the dead time can be adjusted as small as 50 ns.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2017.05a
• /
• pp.691-693
• /
• 2017

A novel structure of fast locking phase locked loop (PLL) with time difference detector and Lock status indicator (LSI) is proposed in this paper. Fast locking time is achieved using LSI. It has been simulated and proved by HSPICE in a CMOS $0.18{\mu}m$ 1.8V process.

• Journal of Institute of Control, Robotics and Systems
• /
• v.12 no.1
• /
• pp.60-65
• /
• 2006

Recently, various ubiquitous networking services are developed and implemented for easy living. In general, new ubiquitous networking services require the new infrastructure including equipments and devices. However, it is difficult to replace existing infrastructure and devices with new ones in the home or office because of cost and maintenance problems. In this paper, we developed small-size web based RF wireless communication systems for sensor network applications. The designed RF systems are implemented using commercial system on a chip (SoC) on existing infrastructure and devices. The developed systems are tested for light control and temperature sensing and they are applied to sensor network training courses for students and engineer as well as various practical applications.

• Biotechnology and Bioprocess Engineering:BBE
• /
• v.3 no.1
• /
• pp.19-23
• /
• 1998

We enhanced the sensitivity of surface plasmon resonance biosensor by the conversion of the real-time direct binding immunoassay into the sandwich immunoassay, in which colloidal gold particles coated with anti-mouse IgG was used. By the immobilization of anti-mouse IgG onto the carboxymethyl dextran surface of thin gold film, the direct binding of analyte(mouse IgG) onto the sensor chip, and the injection of colloidal gold particles coated with anti-mouse IgG, about 100 times of sensitivity enhancement was obtained. This result suggests that nanoparticles, which has a high refractive index, homogeneous ultrafine structure and capability of size control, would be applicable for the detection of very small quantity of biomaterial.

• Journal of Navigation and Port Research
• /
• v.31 no.9
• /
• pp.759-762
• /
• 2007

A novel miniaturized CMOS C-Band bandpass filter based on diagonally end-shorted coupled lines and interdigital capacitors is proposed. The utilized coupled lines structure reduced the configuration in size, as small as a few degrees. Moreover, the characteristic of interdigital capacitor, relatively high Q and good capacitance tolerance, accounts for the satisfied performance of this new filter. A two-stage bandpass filter was designed and fabricated with chip surface area only $1.02{\times}1.4\;mm^2$.

• Proceedings of the KIPE Conference
• /
• 2007.07a
• /
• pp.7-9
• /
• 2007

If used to drive the minicar, the BLDC Motor has advantages of weightless, efficient, small-size and credibleness. In this paper at first the position detecting method for BLDC was introduced, secondly the simulation of control algorithm was done and at last the prototype controller based one chip processor MEGA48 was fabricated. The controller proposed has characteristic of cheap cost, reliable performance and totally meeting demands of minicar control.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.21 no.5
• /
• pp.421-425
• /
• 2008

In this research, a 8-bit CMOS 2 stage folding A/D converter is designed, For low power consumption and small chip size, the A/D converter is designed by using folding and interpolation circuit. Folding circuit is composed of the transistor differential pairs which are connected in parallel. It reduces the number of comparator drastically. The analog block composed of folding block, current interpolation circuit, and three stage current comparator is designed with differential-mode for high speed operation. The simulation in a $0.35\;{\mu}m$ CMOS process. shows DNL and SNDR of 0.5LSB and 47 dB at 250 MHz/s sampling frequency.

• Journal of the Korean Institute of Navigation
• /
• v.20 no.2
• /
• pp.85-95
• /
• 1996

The purpose of this reserch is the development of 406MHz satellite EPIRB terminals which is used on Cospas/Sarsat system. This equipment is essencial facility in all vessel due to should be equipped according to GMDSS. This 406MHz satellite EPIRB needs high technology of complicated. Because, this is designed to operate stably with ultra-stability oscillator and with the low power consumption so that can operate continually for 48 hours by the contained battery. The development of this equipment is significant in the sides of acquirement of new technology on satellite communication fields. In this research, we investigated the international and domestic regulations of needed. Because this equipment is international system concerned with life of man. So, we designed the adequate hardwares and softwares from this research. From this research, we developed the equipment with appopriate capability for productions, and much more research is needed to develop the more small size more chip one for production.