• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.33B no.5
• /
• pp.41-51
• /
• 1996

In this paper, anew parallel processing system based on a cluster architecture which provides scalability of a parallel processing system while maintains shared memory multiprocessor characteristics is proposed. In recent days low cost, high performnce microprocessors have led to construction of large scale parallel processing systems. Such parallel processing systems provides large scalability but are mainly used for scientific applications which have large data parallelism. A shared memory multiprocessor system like TICOM is currently used as aserver for the commercial application, however, the shared memory multiprocessor system is known to have very limited scalability. The proposed architecture can support scalability and performance of the parallel processing system while it provides adaptability for the commerical application, hence it can overcome the limitation of the shared memory multiprocessor. The architecture and characteristics of the proposed system shall be described. A proprietary hierarchical crsossbar network is designed for this system, of which the protocol, routing and switching technique and the signal transfer technique are optimized for the proposed architecture. The design trade-offs for the network are described in this paper and with simulation usihng the SES/workbench, it is explored that the network fits to the proposed architecture.

• Journal of Korean Society for Quality Management
• /
• v.25 no.4
• /
• pp.206-212
• /
• 1997

This paper considers the problem of estimating parameters and reliability of shared parallel system with two identical components using type II censored system life data. Likelihood functions are derived and maximum likelihood estimates of parameters and reliability are discussed numerically.

• Journal of the Korean Operations Research and Management Science Society
• /
• v.39 no.4
• /
• pp.19-31
• /
• 2014

We study parallel processing techniques for the R programming language of high performance computing technology. In this study, we used massively parallel computing system which has 25,408 cpu cores. We conducted a performance evaluation of a distributed memory system using MPI and of a the shared memory system using OpenMP. Our findings are summarized as follows. First, For some particular algorithms, parallel processing is about 150 times faster than serial processing in R. Second, the distributed memory system gets faster as the number of nodes increases while shared memory system is limited in the improvement of performance, due to the limit of the number of cpus in a single system.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.16 no.4
• /
• pp.15-21
• /
• 2002

This paper presents parallel operation of ZVT(Zero Voltage Transition) FUll Bridge Converter with Dynamic Current Shared Inductor. In the conventional method, CT(Current Transformer) have been used tn share the load current equally with converters. In this system, at parallel operation of ZVT Full Bridge Converter, dynamic current shared inductor divides the same current of unit converter and ZVT circuit aids to high efficiency. Superiority of the characteristics is verified through the experiment with a 2[㎾], 50[㎑] prototype converter.

• Atmosphere
• /
• v.22 no.1
• /
• pp.109-115
• /
• 2012

We parallelized the CFD_NIMR model, which is a numerical meteorological model, for best performance on both of distributed and shared memory parallel computers. This hybrid parallelization uses MPI (Message Passing Interface) to apply horizontal 2-dimensional sub-domain out of the 3-dimensional computing domain for distributed memory system, as well as uses OpenMP (Open Multi-Processing) to apply vertical 1-dimensional sub-domain for utilizing advantage of shared memory structure. We validated the parallel model with the original sequential model, and the parallel CFD_NIMR model shows efficient speedup on the distributed and shared memory system.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.4
• /
• pp.108-116
• /
• 2013

Many algorithms have been introduced to improve performance by using massively parallel systems, which consist of several hundreds of processors. A typical example is a GPU system of many processors which uses shared memory. In the case of image filtering algorithms, which make references to neighboring points, the shared memory helps improve performance by frequently accessing adjacent pixels. However, using shared memory requires rewriting the existing codes and consequently results in complexity of the codes. Recent GPU systems support both L1 and L2 cache along with shared memory. Since the L1 cache memory is located in the same area as the shared memory, the improvement of performance is predictable by using the cache memory. In this paper, the performance of cache and shared memory were compared. In conclusion, the performance of cache-based algorithm is very similar to the one of shared memory. The complexity of the code appearing in a shared memory system, however, is resolved with the cache-based algorithm.

• Proceedings of the KIEE Conference
• /
• 2001.07b
• /
• pp.942-945
• /
• 2001

This paper presents parallel operation of ZVT(Zero Voltage Transition) Full Bridge Converter with Dynamic Current Shared Inductor. In the conventional method, CT(Current Transformer) have been used to share the load current equally with converters. In this system, at parallel operation of ZVT Full Bridge Converter, dynamic current shared inductor divides the same current of unit converter and ZVT circuit aids to high efficiency. This method which is proposed to compare in the conventional method will do simple control circuit. To show the superiority of this converter is verified through the experiment with a 2kW, 50kHz prototype converter.

• Journal of KIISE:Computing Practices and Letters
• /
• v.5 no.6
• /
• pp.700-707
• /
• 1999

본 논문에서는 GIS 관련 연산을 실시간에 효율적으로 처리하기 위한 분산공유메모리 기반 병렬처리 시스템을 제안한다. 본 논문의 분산공유메모리 시스템은 메시지전달 방식의 분산메모리 MIMD 컴퓨터 상에 소프트웨어 기반 분산공유메모리 모듈을 탑재함으로써 구현되었다. 또한 GIS 연산의 기본이 되는 공간 객체를 공유의 기본 단위로 설정하고, GIS 데이타의 특성을 반영하여 읽기전용 공유데이타 타입을 추가하였으며, 네트워크 오버헤드를 줄이기 위하여 복수의 객체를 한번에 읽어오는 bulk access가 가능하도록 하였다. 본 시스템에서는 GIS 데이타의 효율적인 분배를 위하여 부하균등화 기법으로 guided self scheduling을 사용하였다. 실험결과 본 시스템은 네트워크 캐쉬의 효율적인 활용을 통하여 소프트웨어 기반 분산메모리 시스템의 오버헤드에도 불구하고 MPI 기반 메시지전달 방식에 비하여 향상된 성능을 얻을 수 있었다.Abstract In this paper, we propose a distributed shared memory(DSM) based parallel processing system to process GIS related computations efficiently in real time. The system is based on a software DSM module implemented on top of a distributed MIMD computer. In the DSM system, spatial object, which is a fundamental structure to represent GIS data, is used as a basic unit for sharing, and a read-only shared data type is added to reflect the characteristics of GIS data. In addition, a bulk access to multiple shared data is made possible to reduce the network overhead. A guided self scheduling method is devised for efficient load balancing in distributing GIS data to parallel processors. The experimental results show that the DSM system performs better than an MPI based message-passing system through the efficient utilization of network cache in spite of the system's software overhead.

• Journal of the Korean Data and Information Science Society
• /
• v.23 no.2
• /
• pp.403-409
• /
• 2012

We consider a life testing experiment in which several two-component shared parallel systems are put on test, and the test is terminated at a predesigned experiment time. In this thesis, the maximum likelihood estimators for parameters of Freund's bivariate exponential distribution under the system level life testing are obtained. Results of comparative studies based on Monte Carlo simulation are presented.

• The Transactions of the Korea Information Processing Society
• /
• v.4 no.11
• /
• pp.2903-2913
• /
• 1997

This paper describes the design and implementation of the ParaC language that supports parallel programming on the shared memory and distributed memory parallel machine. The ParaC language is designed for the effective use of system resources of scalable parallel systems. The goal is achieved by adding parallel and synchronization constructs for shared address spaces, and remote task constructs for distributed address spaces. This paper also shows the translation method, and we implement the translator and the run-time library for parallel execution of extended constructs.