• Science of Emotion and Sensibility
• /
• v.1 no.2
• /
• pp.113-119
• /
• 1998

A new device introducing brief pulses of odorozed air synchronized with subject's respiration to human subjects creating a positive response was developed. By the using superimposition technique of an evoked potential the positive responses to skatole in normal subject's were distinguishable. The odorant pulse trigger was the subject's respiration. Responses to aerosolized skatole consisted mainly of a positive wave with a peak latency of approximately 150 ms. In our cases, saturation of responses was found after 4-5 averagings with the responses becoming most clear after 7-8 averagings. And in cases of Alzheimer disease very quick adaptation was recognized.

• Transactions of the Korean Society of Automotive Engineers
• /
• v.11 no.2
• /
• pp.89-95
• /
• 2003

We consider a problem of application of analytical redundancy to engine synchronization process of spark ignition engines, which is critical to timing for every ECU process including ignition and injection. The engine synchronization process we consider here is performed using the pulse signal obtained by the revolution of crankshaft trigger wheel (CTW) coupled to crank shaft. We propose a discrete-time linear model for the signal, for which we construct FDI (Fault Detection & Isolation) system consisting residual generator and threshold based on linear observer.

• Journal of Sensor Science and Technology
• /
• v.27 no.1
• /
• pp.64-67
• /
• 2018

A new CMOS neuron circuit for implementing bistable synapses with spike-timing-dependent plasticity (STDP) properties has been proposed. In neuromorphic systems using STDP properties, the short-term dynamics of the synaptic efficacies are governed by the relative timing of the pre- and post-synaptic spikes, and the efficacies tend asymptotically to either a potentiated state or to a depressed one on long time scales. The proposed circuit consists of a negative shifter, a current starved inverter and a schmitt trigger designed using 0.18um CMOS technology. The simulation result shows that the proposed circuit can reduce the total size of neurons, and the spike energy of the proposed circuit is much less compared to the conventional circuits.

• Journal of IKEEE
• /
• v.21 no.4
• /
• pp.375-380
• /
• 2017

A differential current-to-time interval converter is presented for current mode sensors. It consists of a ramp voltage generator, a current mode sensor, a reference current source, two current-tunable Schmitt triggers, a one-shot multivibrator, and two logic gates. The design principle is to apply a ramp voltage to each input of the two current-tunable Schmitt triggers whose threshold voltages are proportional to the drain current values of the current mode sensors. A proposed circuit converts a current change in the ISFET biosensor into its equivalent pulse width change. A prototype circuit built using TSMC 0.18 nm CMOS process exhibit a conversion sensitivity amounting to $726.9{\mu}s/pH$ over pH variation range of 2-12 and a linearity error less than ${\pm}0.05%$.

• Proceedings of the KIPE Conference
• /
• 2007.07a
• /
• pp.123-125
• /
• 2007

포항가속기연구소가 추진 중인 제4세대 방사광가속기에는 100 PPM급의 클라이스트론 펄스전압 안정도가 요구된다. 이러한 안정도는 PFN(pulse forming network)에 충전되는 전압을 얼마나 정밀하게 제어하는가에 따라서 결정된다. PFN의 최종운전 전압은 deQing circuit에 triggering되는 시점에 따라서 결정된다. DeQing trigger system은 PFN의 충전전압과 기준전압을 비교하여 충전전압이 기준전압보다 커지는 시점에서 charging choke(충전 쵸크)의 2차에 구성된 deQing 회로의 SCR를 트리거 시켜서 충전 쵸크 1차와 2차의 권선비율이 25:1인 충전 쵸크의 2차를 단락시켜 1차에 흐르는 전류를 2차로 빼주어서 PFN 커패시터에 더 이상 충전되지 않게 하는 구조로 되어있다. DeQing circuit에 triggering되는 시점을 정밀하게 제어하기 위하여 PFN 충전전압을 미분하여 그 출력전압에 비례하여 트리거 출력을 지연시키는 기능과 analog 신호를 digital 신호로 변환하는 기능을 사용하였다. 이 논문에서는 deQing 시스템에 관련된 회로 및 시험결과에 대하여 설명하고자 한다.

• Journal of IKEEE
• /
• v.19 no.2
• /
• pp.265-270
• /
• 2015

In this paper, we proposed a dual-directional SCR (silicon-controlled rectifier) based ESD (electrostatic discharge) protection circuit. In comparison with conventional SCR, this ESD protection circuit can provide an effective protection against ESD pulses in the two opposite directions, so the ESD protection circuit can be discharged in two opposite direction. The proposed circuit has a higher holding voltage characteristic than conventional SCR. These characteristic enable to have latch-up immunity under normal operating conditions as well as superior full chip ESD protection. it was analyzed to figure out electrical characteristics in term of individual design parameters. They are investigated by using the Synopsys TCAD simulator. In the simulation results, it has trigger voltage of 6.5V and holding voltage increased with different design parameters. The holding voltage of the proposed circuit changes from 2.1V to 6.3V and the proposed circuit has symmetrical I-V characteristic for positive and negative ESD pulse.

• Proceedings of the KIPE Conference
• /
• 2019.07a
• /
• pp.230-232
• /
• 2019

Light Triggerd Thyristor (LTT)는 HVDC 및 산업용 스위치 등에 사용되는 대전력 반도체소자이다. 일반적인 Thyristor가 전기적 신호에 의해 trigger 되는 것과는 다르게 LTT는 광신호에 의해 동작하는 소자이다. 본 논문에서는 5,000V, 2,200A 급의 4인치 LTT 소자의 제작 및 전기적인 특성평가 결과를 기술하였다. 4인치 LTT의 구조적인 특징은 전면부 중앙에 광신호가 주입되는 수광부가 위치해 있으며 입력 전류 증폭을 위한 4-단계 증폭 게이트 (gate) 구조를 가지도록 설계하였다. $400{\Omega}{\cdot}cm$ 비저항을 갖는 1mm 두께의 n-형 실리콘 웨이퍼에 boron 이온주입과 열처리 공정으로 약 $30{\mu}m$ 깊이의 p-base를 형성하였으며, 고내압 저지를 위한 edge termination은 VLD (variable lateral doping) 기술을 적용하였다. 제작된 4인치 LTT는 6,500 V의 순방향 항복전압 ($V_{DRM}$) 특성을 나타내었으며, 100V의 어노드전압 ($V_A$)과 20 mA의 게이트전류 ($I_G$)에 의하여 thyristor가 trigger 됨을 확인하였다. 제작한 LTT 소자는 disk형 press-pack 패키지를 진행한 후, LTT의 수광부에 $10{\mu}s$, 50 mW의 900 nm 광 펄스를 조사하여 전류 특성을 평가하였다. LTT 패키지 샘플에 60 Hz 주파수의 광 펄스를 조사한 경우 2,460 A의 순방향 평균전류 ($I_T$)와 $336A/{\mu}s$의 반복전류상승기울기 (repetitive di/dt)에 안정적으로 동작함을 확인하였다. 또한, 펄스 전류 시험의 경우 61.6 kA의 최대 통전 전류 (ITSM, surge current)와 $1,050A/{\mu}s$의 펄스전류 상승 기울기 (di/dt of on-state pulse current)에도 LTT의 손상 없이 동작함을 확인하였다.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.36 no.12
• /
• pp.874-887
• /
• 1987

The efficiency of a synchronous motor can be substantially improved by controlling armature voltage, field excitation, and load angle on optimum values which yield minimum input power at any specified torque and speed. This improvement is particularly noticeable in the case of light loads. In addition, the control of armature input voltage improves the power factor at which the motor operates. Employed in the analysis is a new equivalent circuit model of the motor which incorporates the frequency dependent nature of the motor parameters and the effects of iron loss. The stability of synchronous motor operation is studied by applying the Nyquist stability criterion to the linearized equations which describe the behavior of the motor as the motor loads perturb about a steady-state operating point. This investigation reveals that, in some cases, the stable region of the motor is delineated from the results of a computer simulation. With a view to reducing harmonic loss and improving torque pulsation from harmonic components, a very poweful pulse amplitude modulation (PAM) method using an 16-bit microcomputer has been developed. This method has the advantages of simplicity of control algorithms and requires small memory space for storing thyristor trigger angles for a three-phase PAM inverter. The method can be used for smooth control of both modulation depth and frequency over a wide range.

• ETRI Journal
• /
• v.38 no.2
• /
• pp.272-279
• /
• 2016

In this paper, a new structure for an advanced high holding voltage silicon controlled rectifier (AHHVSCR) is proposed. The proposed new structure specifically for an AHHVSCR-based electrostatic discharge (ESD) protection circuit can protect integrated circuits from ESD stress. The new structure involves the insertion of a PMOS into an AHHVSCR so as to prevent a state of latch-up from occurring due to a low holding voltage. We use a TACD simulation to conduct a comparative analysis of three types of circuit - (i) an AHHVSCR-based ESD protection circuit having the proposed new structure (that is, a PMOS inserted into the AHHVSCR), (ii) a standard AHHVSCR-based ESD protection circuit, and (iii) a standard HHVSCR-based ESD protection circuit. A circuit having the proposed new structure is fabricated using $0.18{\mu}m$ Bipolar-CMOS-DMOS technology. The fabricated circuit is also evaluated using Transmission-Line Pulse measurements to confirm its electrical characteristics, and human-body model and machine model tests are used to confirm its robustness. The fabricated circuit has a holding voltage of 18.78 V and a second breakdown current of more than 8 A.

• Proceedings of the KIEE Conference
• /
• 2002.07c
• /
• pp.1859-1861
• /
• 2002

This paper attempts to discuss the pseudo-spark which is developed for high voltage and high current. The pseudo-spark switch is on the basic of the Paschen's law. The pseudo-spark switch fabricates the glass chamber. The pseudo-spark switch consists of hollow cathode, hollow anode, and trigger. The pseudo-spark switch is operated at the voltage of 20 kV and the pressure range of $20{\sim}80$ mtorr with He-gas. The switching current of the pseudo-spark switch was measured as 65 kA, and the duration of the pulse was about 100 ${\mu}s$. This paper describes the results of tests and the characteristics of the switch.