DOI QR코드

DOI QR Code

A Study on the Electrical Characteristic of SCR-based Dual-Directional ESD Protection Circuit According to Change of Design Parameters

SCR 기반 양방향성 ESD보호회로의 설계 변수 변화에 따른 전기적 특성의 관한 연구

  • Kim, Hyun-Young (Dept. of Electronics and Electrical Engineering, DanKook University) ;
  • Lee, Chung-Kwang (Dept. of Electronics and Electrical Engineering, DanKook University) ;
  • Nam, Jong-Ho (Dept. of Electronics and Electrical Engineering, DanKook University) ;
  • Kwak, Jae-Chang (Dept. of Electronics Engineering, SeoKyeong University) ;
  • Koo, Yong-Seo (Dept. of Electronics and Electrical Engineering, DanKook University)
  • Received : 2015.05.29
  • Accepted : 2015.06.18
  • Published : 2015.06.30

Abstract

In this paper, we proposed a dual-directional SCR (silicon-controlled rectifier) based ESD (electrostatic discharge) protection circuit. In comparison with conventional SCR, this ESD protection circuit can provide an effective protection against ESD pulses in the two opposite directions, so the ESD protection circuit can be discharged in two opposite direction. The proposed circuit has a higher holding voltage characteristic than conventional SCR. These characteristic enable to have latch-up immunity under normal operating conditions as well as superior full chip ESD protection. it was analyzed to figure out electrical characteristics in term of individual design parameters. They are investigated by using the Synopsys TCAD simulator. In the simulation results, it has trigger voltage of 6.5V and holding voltage increased with different design parameters. The holding voltage of the proposed circuit changes from 2.1V to 6.3V and the proposed circuit has symmetrical I-V characteristic for positive and negative ESD pulse.

본 논문에서는 높은 홀딩 전압을 갖는 SCR(silicon-controlled rectifier)기반 양 방향성 ESD 보호회로를 제안하였다. 일반적인 ESD 보호회로와 달리 양방향의 ESD Stress mode의 방전경로를 제공하며 높은 홀딩전압으로 latch-up면역 특성을 갖어 효과적인 ESD보호를 제공한다. 또한, 높은 홀딩전압을 위한 설계변수인 Gate Length와 N+bridge Length의 길이 변화에 따른 시뮬레이션을 Synopsys사의 TCAD 시뮬레이터를 사용하여 확인 하였다. 시뮬레이션 결과 2.1V에서 6.5V까지 홀딩 전압의 증가로 latch-up 면역 특성을 개선 하였으며, 기존 SCR보다 6.5V의 낮은 트리거 전압특성을 갖고 있어 제안된 ESD 보호 회로는 5V 이상의 공급전압을 갖는 application에 적용 가능하다.

Keywords

References

  1. R.G Wagner, J. Soden and C.F. Hawkins "Extend and Cost of EOS/ESD Damage in an IC Manufacturing Process", in Porc. of the 15t EOS/ESD Symp., pp.49-55, 1993
  2. Huang, et al., "ESD protection design for advanced CMOS", Proc.SPIE, 4600, pp. 123-131, 2001.
  3. C. Russ, K. Bock, M. Rasras, I. D. Wolf, G. Groeseneken, and H. E. Maes, "Non-uniform triggering of gg-nMOSs investigated by combined emission microcopy and transmission line pulsing", in Proc. EOS/ESD Symp., pp. 177-186, 1998
  4. Russ C, Mergens M, Verhaege K, et al.GGSCRs "GGNMOS Triggered Silicon Controlled Rectifier for ESD protection in deep submicron CMOS process" ESD 2001
  5. Amerasekera A., Duvvury Charvaka "ESD in Silicon Integrated Circuits", New York:John Wiley and Sons, 2002
  6. Albert Z. H. Wang, "On-chip ESD Protection for Integrated Circuits", Kluwer Academic Publisher Group, 2002

Cited by

  1. LVTSCR 기반의 2-Stack 구조 설계를 위한 ESD 보호회로에 관한 연구 vol.22, pp.3, 2015, https://doi.org/10.7471/ikeee.2018.22.3.836
  2. 높은 Holding Voltage 및 All-Direction 특성을 갖는 SCR 기반의 ESD 보호회로에 관한 연구 vol.24, pp.4, 2020, https://doi.org/10.7471/ikeee.2020.24.4.1156
  3. 높은 홀딩 전압으로 인한 래치업 면역을 갖는 양방향 구조의 ESD 보호회로에 관한 연구 vol.25, pp.2, 2015, https://doi.org/10.7471/ikeee.2021.25.2.376