• Title/Summary/Keyword: programmable networks

Search Result 57, Processing Time 0.021 seconds

Synchronous All-Optical Code-Division Multiple-Access Local-Area Networks with Symmetric Codes

  • Lam, Pham Manh;Praepanichawat, Chanikarn
    • Proceedings of the IEEK Conference
    • /
    • 2002.07b
    • /
    • pp.1109-1112
    • /
    • 2002
  • A non-coherent synchronous all-optical code-division multiple-access (CDMA) network is proposed. In this network, symmetric codes derived from prime sequence codes are used. We present the construction of symmetric codes and show that the pseudo-orthogonality of the new codes is the same as that of the original prime-sequence codes while the cardinality of the new codes is larger than that of the prime sequence codes and the modified prime codes in the same field GF(p). Therefore, an optical CDMA LAN using symmetric codes can have a larger number of potential subscribers. The new codes allow designing fully programmable serial all-optical transmitter and receiver suitable for low-loss, high-capacity, optical CDMA LANs. It is also shown that compared to systems using modified prime codes the proposed system can achieve better BER performance for low received chip optical power.

  • PDF

Chip design and application of gas classification function using MLP classification method (MLP분류법을 적용한 가스분류기능의 칩 설계 및 응용)

  • 장으뜸;서용수;정완영
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.309-312
    • /
    • 2001
  • A primitive gas classification system which can classify limited species of gas was designed and simulated. The 'electronic nose' consists of an array of 4 metal oxide gas sensors with different selectivity patterns, signal collecting unit and a signal pattern recognition and decision Part in PLD(programmable logic device) chip. Sensor array consists of four commercial, tin oxide based, semiconductor type gas sensors. BP(back propagation) neutral networks with MLP(Multilayer Perceptron) structure was designed and implemented on CPLD of fifty thousand gate level chip by VHDL language for processing the input signals from 4 gas sensors and qualification of gases in air. The network contained four input units, one hidden layer with 4 neurons and output with 4 regular neurons. The 'electronic nose' system was successfully classified 4 kinds of industrial gases in computer simulation.

  • PDF

Performance of RA-T spread-spectrum transmission scheme for centralized DS/SSMA packet radio networks (집중형 DS/SSMA 무선 패킷통신망을 위한 RA-T 대역확산 전송방식의 성능)

  • 노준철;김동인
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.6
    • /
    • pp.11-22
    • /
    • 1996
  • We address an issue of channel sharing among users by using a random assignment-transmitter-based (RA-T) spread-spectrum transmission scheme which permits the contention mode only in the transmission of a header while avoiding collision during the data packet transmission. Once the header being successfully received, the data packet is ready for reception by switching to one of programmable matched-filters. But the receoption may be blocked due to limited number of matched-filters so that this effect is taken into account in our analysis. For realistic analysis, we integrate detection performance at the physical level with channel activity at the link level through a markov chain model. We also consider an acknowledgement scheme to notify whether the header is correctly detcted and the data packet can be processed continuously, which aims at reducing the interference caused unwanted data transmission. It is shown that receiver complexity can be greatly reduced by choosing a proper number of RA codes at the cost of only a little throughput degradation.

  • PDF

Study on Oscillation Circuit Using CUJT and PUT Device for Application of MFSFET′s Neural Network (MFSFET의 신경회로망 응용을 위한 CUJT와 PUT 소자를 이용한 발진 회로에 관한 연구)

  • 강이구;장원준;장석민;성만영
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1998.06a
    • /
    • pp.55-58
    • /
    • 1998
  • Recently, neural networks with self-adaptability like human brain have attracted much attention. It is desirable for the neuron-function to be implemented by exclusive hardware system on account of huge quantity in calculation. We have proposed a novel neuro-device composed of a MFSFET(ferroelectric gate FET) and oscillation circuit with CUJT(complimentary unijuction transistor) and PUT(programmable unijuction transistor). However, it is difficult to preserve ferroelectricity on Si due to existence of interfacial traps and/or interdiffusion of the constitutent elements, although there are a few reports on good MFS devices. In this paper, we have simulated CUJT and PUT devices instead of fabricating them and composed oscillation circuit. Finally, we have resented, as an approach to the MFSFET neuron circuit, adaptive learning function and characterized the elementary operation properties of the pulse oscillation circuit.

  • PDF

Development of A Cement Mill Control System (시멘트 분쇄설비의 자동제어 시스템 개발)

  • Ju, Sang-Wook;Hwang, Hu-Mor
    • Proceedings of the KIEE Conference
    • /
    • 1998.07g
    • /
    • pp.2420-2423
    • /
    • 1998
  • We developed a cement mill control system to improve performances of cement mill and conveyance facilities in view of TPM(Total Productive Maintenance). The system replaces the conventional sequence control relay panel and the mimic panel by the PLC(Programmable Logic Control) and the operation station with a monitor, respectively. In addition, the updated A3A CPU is added to the melsec PLC. All networks of the system are operated through ethernet communications. This system as a domestic product is setup at S company and outperforms other foreign products in views of operation efficiency and process stability.

  • PDF

Iterative Symbol Decoding of Variable-Length Codes with Convolutional Codes

  • Wu, Hung-Tsai;Wu, Chun-Feng;Chang, Wen-Whei
    • Journal of Communications and Networks
    • /
    • v.18 no.1
    • /
    • pp.40-49
    • /
    • 2016
  • In this paper, we present a symbol-level iterative source-channel decoding (ISCD) algorithm for reliable transmission of variable-length codes (VLCs). Firstly, an improved source a posteriori probability (APP) decoding approach is proposed for packetized variable-length encoded Markov sources. Also proposed is a recursive implementation based on a three-dimensional joint trellis for symbol decoding of binary convolutional codes. APP channel decoding on this joint trellis is realized by modification of the Bahl-Cocke-Jelinek-Raviv algorithm and adaptation to the non-stationary VLC trellis. Simulation results indicate that the proposed ISCD scheme allows to exchange between its constituent decoders the symbol-level extrinsic information and achieves high robustness against channel noises.

Study on Safety Assessment for Train Control Communication Systems (열차제어 통신시스템의 안전성 평가를 위한 연구)

  • Jo, Hyun-Jeong;Hwang, Jong-Gyu;Jeong, Rak-Gyo
    • Proceedings of the KIEE Conference
    • /
    • 2009.04b
    • /
    • pp.186-188
    • /
    • 2009
  • Safety-critical systems related to the railway communications are currently undergoing changes. Mechanical and electro-mechanical devices are being replaced by programmable electronics that are often controlled remotely via communication networks. Therefore designers and operators now not only have to contend with component failures and user errors, but also with the possibility that malicious entities are seeking to disrupt the services provided by theirs systems. This paper discusses the safety strategies employed in the railway communications and proposes a security mechanism for Korean railway communication system.

  • PDF

Design and Implementation of an Edge Router having ATM and Ethernet Interfaces using the Programmable Ethernet Packet Processor (프로그램 가능한 이더넷 패킷 프로세서를 이용한 ATM과 Ethernet 인터페이스를 갖는 에지 라우터의 설계 및 구현)

  • Park, Jae-Hyung;Kim, Mi-Hee;Lee, Yoo-Kyung
    • The KIPS Transactions:PartC
    • /
    • v.9C no.6
    • /
    • pp.903-910
    • /
    • 2002
  • As the edge router provides the facility that it is capable of interworking with various kinds of networks, the forwarding engine should have the flexibility processing the corresponding types of frames from such network interfaces. In order to support the flexibility, we design and implement a prototype of edge router with ATM and Ethernet interfaces based on the programmable Ethernet packet processor Our forwarding engine handles and forwards the frames from ATM interfaces by using loop-back functionality of Ethernet packet processor. The performance of our edge router is evaluated by experiments throughout its performance of forwarding engine and tested by interworking with another kinds of routers.

Education Equipment for FPGA Design of Sensor-based IOT System (센서 기반의 IOT 시스템의 FPGA 설계 교육용 장비)

  • Cho, Byung-woo;Kim, Nam-young;Yu, Yun-seop
    • Journal of Practical Engineering Education
    • /
    • v.8 no.2
    • /
    • pp.111-120
    • /
    • 2016
  • Education equipment for field programmable gate array (FPGA) design of sensor-based IOT (Internet Of Thing) system is introduced. Because sensors have different interfaces, several types of interface controller on FPGA need. Using this equipment, several types of interface controller, which can control ADC (analog-to-digital converter) for analog sensor outputs and $I^2C$ (Inter-Integrated Circuit), SPI (Serial Peripheral Interface Bus), and GPIO (General-Purpose Input/Output) for digital sensor outputs, can be designed on FPGA. Image processing hardware using image sensors and display controller for real and image-processed images or videos can be design on FPGA chip. This equipment can design a SOC (System On Chip) consisting of a hard process core on Linux OS and a FPGA block for IOT system which can communicate with wire and wireless networks. Using the education equipment, an example of hardware design using image sensor and accelerometer is described, and an example of syllabus for "Digital system design using FPGA" course is introduced. Using the education equipment, students can develop the ability to design some hardware, and to train the ability for the creative capstone design through conceptual, partial-level, and detail designs.

A multi-radio sink node designed for wireless SHM applications

  • Yuan, Shenfang;Wang, Zilong;Qiu, Lei;Wang, Yang;Liu, Menglong
    • Smart Structures and Systems
    • /
    • v.11 no.3
    • /
    • pp.261-282
    • /
    • 2013
  • Structural health monitoring (SHM) is an application area of Wireless Sensor Networks (WSNs) which usually needs high data communication rate to transfer a large amount of monitoring data. Traditional sink node can only process data from one communication channel at the same time because of the single radio chip structure. The sink node constitutes a bottleneck for constructing a high data rate SHM application giving rise to a long data transfer time. Multi-channel communication has been proved to be an efficient method to improve the data throughput by enabling parallel transmissions among different frequency channels. This paper proposes an 8-radio integrated sink node design method based on Field Programmable Gate Array (FPGA) and the time synchronization mechanism for the multi-channel network based on the proposed sink node. Three experiments have been performed to evaluate the data transfer ability of the developed multi-radio sink node and the performance of the time synchronization mechanism. A high data throughput of 1020Kbps of the developed sink node has been proved by experiments using IEEE.805.15.4.