• Journal of Institute of Control, Robotics and Systems
• /
• v.13 no.7
• /
• pp.649-655
• /
• 2007

In this paper, a time-delayed controller for position control of humanoid robot arms is designed and implemented on a field programmable gate array(FPGA) chip. The time-delayed control algorithm is simple to implement, and robust to reject disturbances. The time-delayed control method uses the one sample time-delayed previous information to cancel out uncertainties in the system. Since the sampling time is so fast with the current hardware technology, the time-delayed controller can be implemented. However, inertia values should be correctly estimated to have the better performance. The position tracking tasks of humanoid robot arms are tested to compare performances of several control algorithms including the time-delayed controller.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.35C no.7
• /
• pp.69-77
• /
• 1998

In this paper, a controller is designed for efficient controlling of video data with object-oriented feature. The need of controlling video data in an object unit is on the rise for the reason of rapidly growing demand for high-quality video services. We propose a programmable architecture with stack buffers which can minimize a scheduling overhead by having separate buffes for genral data and return addresses. The buffers are veyr useful for move and copy operations for multitasking and task switching. The controller offers extended instructions that process several data types including 32bit integrer type. Operation speed of the controller is from 77MHz to 44MHz.

• Journal of the Korean Society for Precision Engineering
• /
• v.27 no.9
• /
• pp.43-51
• /
• 2010

Speed, accuracy and smoothness are the important properties of pan-tilt camera. In the case of a high ratio zoom lens system, low vibration characteristic is a crucial point in driving pan-tilt mechanism. In this paper, a novel micro-stepping controller with a function of reducing vibration was designed using field programmable gate arrays (FPGA) technology for high zoom ratio pan-tilt camera. The proposed variable reference current (VRC) control scheme reduces vibration decently and optimizing coil current in order to prevent the step motor from occurring missing steps. By employing VRC control scheme, the vibration in low speed could be significantly minimized. The proposed controller can also make very high speed of 378kpps micro-step driving, and increase maximum acceleration in motion profiles.

• Journal of Institute of Control, Robotics and Systems
• /
• v.12 no.8
• /
• pp.834-841
• /
• 2006

Recently, many enterprises are installing AMSs(Automated Manufacturing Systems) for their competitive advantages. As the level of automation increases, proper design and validation of control logic is a imperative task for the successful operation of AMSs. However, current discrete event simulation methods mainly focus on the performance evaluation. As a result, they lack the modeling capabilities for the detail logic of automated manufacturing system controller. Proposed in this paper is a method of validation of the controller logic for automated material handling system using an object-oriented design and simulation. Using this method, FA engineers can validate the controller logic easily in earlier stage of system design, so they can reduce the time for correcting the logic errors and enhance the productivity of control program development Generated simulation model can also be used as a communication tool among FA engineers who have different experiences and disciplines.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.8 no.3
• /
• pp.87-95
• /
• 2012

Up to now, industrial cranes play important roles as the effective machines to carry heavy loads in the manufacturing premise, in the construction field and so on. And, a crane is widely used not only to daily work but also to carry heavy materials efficiently in a construction site for prevention of accident. However, the crane operation is highly complicated even for experts. In this paper, we developed the content of the crane mounted on the controller. This content overload conditions in the operating environment for the crane operator to warn, and the operation of equipment has the capability to limit automatically. The content for crane controller is to alert the operator overload and to limit the operation of equipment for stabilizing capabilities. The content of the flexible algorithm is based on stabilizing controllers, PLC (Programmable Logic Controller) to connect for using the equipment and electrical control systems to ensure the safety of workers and to improve the ability to work possible.

• 제어로봇시스템학회:학술대회논문집
• /
• 2004.08a
• /
• pp.758-761
• /
• 2004

This paper proposes a design and implementation of multiplierless digital PID (Proportional-Integral-Derivative) controller using FPGA (Field Programmable Gate Array) for controlling the speed of DC motor in digital system. The multiplierless PID structure is based on Distributed Arithmetic (DA). The DA is an efficient way to compute an inner product using partial products, each can be obtained by using look-up table. The PID controller is designed using MATLAB program to generate a set of coefficients associated with a desired controller characteristics. The controller coefficients are then included in VHDL (Very high speed integrated circuit Hardware Description Language) that implements the PID controller onto FPGA. MATLAB program is used to activate the PID controller, calculate and plot the time response of the control system. In addition, the hardware implementation uses VHDL and synthesis using FLEX10K Altera FPGA as target technology and use MAX+plusII program for overall development. Results in design are shown the speed performance and used area of FPGA. Finally, the experimental results can be shown when compared with the simulation results from MATLAB.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.7 no.3
• /
• pp.558-567
• /
• 2003

Most digital signal processors provide 4 external interrupt input channels. But these are not sufficient for external interrupts of motor controls. Customized programmable interrupt controller, 8259, has 8 interrupt channels. Therefore, in the case of more external interrupt channels are needed, designers must expand by cascading the 8259. And this, 8259 device, have some inconvenience of interfacing the microprocessor in motor controls. In this paper, the expanded interrupt controller with 14 sufficient interrupt input channels for motor controls is designed using VHDL on the purpose of interfacing the microprocessor to the interrupt controller more compatibly and increasing the device utilization of FPGA/CPLD designed another peripherals. The interrupt controller model and each function blocks is proposed and illustrated. Simulation result are presented to estimate the designed interrupt controller.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.52 no.5
• /
• pp.211-220
• /
• 2003

The control method of programmable dynamometer for overall test of machine is to load the reference torque which is computed from torque transducer into motor under test. But the torque information detected from torque transducer have a lot of noise when the load torque of meter is a small quantity or changing. Thus, torque transducer must have a low pass filter to detect a definite torque information. But The torque delay generated by filter with torque transducer occur a torque trouble for meter torque of programmable dynamometer. Therefore, this kind of system could not perform dynamic and nonlinear load. In this paper, the control method using the load torque observer without a measure for torque transducer is Proposed. The proposed system improved the problem of the torque measuring delay with torque transducer, and the load torque is estimated by the minimal order state observer based on the torque component of the vector control induction meter. Therefore, the torque controller is not affected by a load torque disturbance. To verify a superiority of the proposed control algorithm, the analysis for a root locus of a conventional control method and the proposed one, and simulation and experiment is performed. Therefore we hope to be extended in industrial application.

• Journal of Biomedical Engineering Research
• /
• v.36 no.5
• /
• pp.221-227
• /
• 2015

In this study, Multi-Array Electrodes (MAE) and Programmable Multi-channel Electrical Stimulator (PMES) were implemented for firing Trigger Points (TPs) of the patient with Myofascial Pain Syndrome (MPS). MAE has 25 Ag/AgCl electrodes arranged in the form of array ($5{\times}5$) fabricated with flexible pad, which are applicable to be easy-attached to curved specific region of the human body. PMES consisted of 25 channels. Each channel was to generate various electric stimulus patterns (ESPs) by changing the mono-phasic or bi-phasic of ESP, On/Off duration of ESP, the interval between ESP, and amplitude of ESP. PMES hardware was composed of Host PC, Stimulation Pattern Editing Program (SPEP), and Multi-channel Electrical Stimulator (MES). Experiments were performed using MAE and PMES as the following. First experiment was performed to evaluate the function for each channel of Sub- Micro Controller Unit (SMCU) in MES. Second experiment was conducted on whether ESP applied from each channel of SMCU in PMES was focused to the electrode set to the ground, after applying ESP being output from each channel of SMCU in PMES to MAE.

• Journal of Korea Multimedia Society
• /
• v.5 no.6
• /
• pp.753-758
• /
• 2002

In this paper, low voltage 3V CMOS programmable gain amplifier(PGA) for using in the transmitter and receiver of ADSL analog front-end is designed. The designed receive PGA is connected with 1.1MHz continuous lowpass fillet and controls the gain from 0dB to 30dB. And also the transmitter PGA is connected with 138KHz lowpass filter and controls the gain from -15dB to 0dB. The gain of All PGAs can be programmed by digital logic circuits and main controller. The designed PGAs are verified using HSPICE simulation with $0.35\mu{m}$ CMOS parameter.