• Title/Summary/Keyword: p-type silicon

Search Result 440, Processing Time 0.031 seconds

ONO ($SiO_2/Si_3N_4/SiO_2$), NON($Si_3N_4/SiO_2/Si_3N_4$)의 터널베리어를 갖는 비휘발성 메모리의 신뢰성 비교

  • Park, Gun-Ho;Lee, Yeong-Hui;Jeong, Hong-Bae;Jo, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.11a
    • /
    • pp.53-53
    • /
    • 2009
  • Charge trap flash memory devices with modified tunneling barriers were fabricated using the tunneling barrier engineering technique. Variable oxide thickness (VARIOT) barrier and CRESTED barrier consisting of thin $SiO_2$ and $Si_3N_4$ dielectric layers were used as engineered tunneling barriers. The VARIOT type tunneling barrier composed of oxide-nitride-oxide (ONO) layers revealed reliable electrical characteristics; long retention time and superior endurance. On the other hand, the CRESTED tunneling barrier composed of nitride-oxide-nitride (NON) layers showed degraded retention and endurance characteristics. It is found that the degradation of NON barrier is associated with the increase of interface state density at tunneling barrier/silicon channel by programming and erasing (P/E) stress.

  • PDF

Carrier Lfetime and Anormal Cnduction Penomena in Silicon Epitaxial Layer-substrate Junction (Epitaxial에 의한 Si epi층의 케리어 수명과 P-N접합의 이상전도현상)

  • 성영권;민남기;김승배
    • 전기의세계
    • /
    • v.26 no.5
    • /
    • pp.83-89
    • /
    • 1977
  • This paper described the minority carrier lifetime in Si epitaxial layer, and also the voltage (V) versus current (I) characteristics of high resistivity Si epitaxial layer0substrate junction. The measured lifetime in Si epi-layer was much shorter than in bulk, and the temperature dependence of lifetime was found to agree well with Shockley-Read model of recombination which applies to high resistivity n-type materials. The V-I curve showed; an ohmic region (I.var.V), a sublinear region (I.var.V$^{1}$2/), a space charge limited current region (I.var.V$^{2}$), and finally a negative resistance region. We investigated these phenomena by the theory of the relaxation semiconductor.

  • PDF

Effect of Hydrogen Passivation on the Photoluminescence of Si Nanocrystallites Thin Flms (수소 Passivation에 따른 실리콘 나노결정 박막의 광학적 특성 변화 연구)

  • 전경아;김종훈;이상렬
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.29-32
    • /
    • 2001
  • Hydrogen passivation of Si nanocrystals identifies luminescence mechanism indirectly. Si nanocrystallites thin films on p-type (100) Si substrate have been fabricated by pulsed laser deposition technique using a Nd:YAG laser After deposition, Si nanocrystallites thin films have been annealed at 600$^{\circ}C$ and 760$^{\circ}C$ in nitrogen ambient, respectively. Hydrogen passivation was subsequently performed at 500$^{\circ}C$ in forming gas (95 % N$_2$ + 5 % H$_2$) for an 1 hour. We report the photoluminescnece(PL) property of Si thin films by the hydrogen passivation. The luminescence mechanism of Si nanocrystallites has also been investigated.

  • PDF

Effect of Annealing Temperature on the Luminescence of Si Nanocrystallites Thin Flms Fabricated by Pulsed Laser Deposilion (펄스 레이저 증착법을 이용한 실리콘 박막의 어닐링 온도 변화에 따른 발광 특성연구)

  • 김종훈;전경아;이상렬
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.127-130
    • /
    • 2001
  • Si thin films on p-type (100) Si substrate have been fabricated by pulsed laser deposition technique using a Nd:YAG laser. The pressure of the environmental gas during deposition was 1 Torr. After deposition, Si thin film has been annealed again at 400-840$^{\circ}C$ in nitrogen ambient. Strong blue photoluminescence (PL) have been observed at room temperature. We report the PL properties of Si thin films depending on the variation of the annealing temperature.

  • PDF

The electrical characteristics of STO dielectric thin films for application of DRAM capacitor. (DRAM 캐패시터 응용을 위한 STO 유전체 박막의 전기적인 특성)

  • 이우선;오금곤;김남오;손경춘;정창수;정용호
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1998.11a
    • /
    • pp.291-294
    • /
    • 1998
  • The objective of this study is to deposited the preparation of STO dielectric thin films on Ag/barrier-mater/Si(N-type 100) bottom electrode using a conventional rf-magnetron sputtering technique with a ceramic target under various conditions. It is demonstrated that the leakage current of films are strongly dependent on the atmosphere during deposition and the substrate temperature. The resistivity properties of films deposited on silicon substrates were very high resistivity. Capacitance of the films properties were the highest value(1000pF) and dependent on substrate temperature.

  • PDF

Effect of Annealing Conditions on $Ta_2$$O_5$ Thin Films Deposited By PECVD System (열처리 조건이 PECVD 방식으로 증착된 $Ta_2$$O_5$ 박막 특성에 미치는 영향)

  • 백용구;은용석;박영진;김종철;최수한
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.30A no.8
    • /
    • pp.34-41
    • /
    • 1993
  • Effect of high temperature annealing conditions on Ta$_{2}O_{5}$ thin films was investigated. Ta$_{2}O_{5}$ thin films were deposited on P-type silicon substrates by plasma-enhanced chemical vapor deposition (PECVD) using tantalum ethylate. Ta(C$_{2}H_{5}O)_{5}$, and nitrous oxide. N$_{2}$O. The microstructure changed from amorphous to polycrystalline above 700.deg. C annealing temperature. The refractive index, dielectric onstant and leakage current of the film increased as annealing temperature increased. However, annealing in oxygen ambient reduced leakage currents and dielectric constant due to the formation of interfacial SiO$_{2}$ layer. By optimizing annealing temperature and ambient, leakage current lower than 10$^{-8}$ A/cm$^{2}$ and maximum capacitance of 9 fF/${\mu}m^{2}$ could be obtained.

  • PDF

Deposition of Epitaxial Silicon by Hot-Wall Chemical Vapor Deposition (CVD) Technique and its Thermodynamic Analysis

  • Koh, Wookhyun;Yoon, Deoksun;Pa, ChinHo
    • Proceedings of the Korea Association of Crystal Growth Conference
    • /
    • 1998.06a
    • /
    • pp.173-176
    • /
    • 1998
  • Epitaxial Si layers were deposited on n- or p-type Si(100) substrates by hot-wall chemical vapor deposition (CVD) technique using the {{{{ {SiH }_{ 2} {Cl }_{2 } - {H }_{ 2} }}}}chemistry. Thermodynamic calculations if the Si-H-Cl system were carried out to predict the window of actual Si deposition procedd and to investigate the effects of process variables(i.e., the deposition temperature, the reactor pressure, and the source gas molar ratios) on the growth of epitaxial layers. The calculated optimum process conditions were applied to the actual growth runs, and the results were in good agreement with the calculation. The expermentally determined optimum process conditions were found to be the deposition temperature between 900 and 9$25^{\circ}C$, the reactor pressure between 2 and 5 Torr, and source gad molar ration({{{{ {H }_{2 }/ {SiH }_{ 2} {Cl }_{2 } }}}}) between 30 and 70, achieving high-quality epitaxial layers.

  • PDF

Effective Annealing and Crystallization of Si Film for Advanced TFT System

  • Noguchi, Takashi
    • Journal of Information Display
    • /
    • v.11 no.1
    • /
    • pp.12-16
    • /
    • 2010
  • The effect of the crystallization and activated annealing of Si films using an excimer laser and the new CW blue laser are described and compared with furnace annealing for application in advanced TFTs and for future applications. Pulsed excimer laser annealing (ELA) is currently being used extensively as a low-temperature poly-silicon (LTPS) process on glass substrates as its efficiency is high in the ultra-violet (UV) region for thin Si films with thickness of 40-60 nm. ELA enables extremely low resistivity relating to high crystallinity for both the n- and p-type Si films. On the other hand, CW blue laser diode annealing (BLDA) enables the smooth Si surface to have arbitral crystal grains from micro-grains to an anisotropic huge grain structure only by controlling its power density. Both annealing techniques are expected to be applied in the future advanced TFT systems.

A Study on the Characteristics of Aluminum Oxide Thin Films Prepared by ECR-PECVD (ECR-플라즈마 화학 증착된 알루미늄 산화막 연구)

  • 이재균;전병혁;이원종
    • Journal of the Korean Ceramic Society
    • /
    • v.31 no.6
    • /
    • pp.601-608
    • /
    • 1994
  • Aluminum oxide thin films were deposited on p-type(100) silicon substrates by electron cyclotron resonance plasma enhanced CVD(ECR-PECVD) using TMA[Al(CH3)3] and oxygen as reactant gases at 16$0^{\circ}C$ or lower temperatures. The aluminum oxide films deposited by ECR-PECVD have the amorphous structure with the refractive index of 1.62~1.64 and the O/Al ratio of 1.6~1.7. Oxygen flow rate necessary for the stable deposition of the aluminum oxide films increases as the deposition temperature increases. It was found from the OES analysis that the ECR plasma had les cooling effect by introducing the TMA reactant gas in comparison with the RF plasma. The properties of aluminum oxide films prepared by ECR-PECVD were compared with those prepared by RF-PECVD. The ECR-PECVD aluminum oxide films have the higher refractive indices, the lower contents of impurities (H and C) and the stronger wet etch resistance than those deposited by RF-PECVD.

  • PDF

Gettering of Metal Impurity in UMG Silicon Wafer using Phosphorus Diffusion (UMG 실리콘 기판의 Phosphorus 확산을 이용한 금속불순물 게터링)

  • Yoon, Sung-Yean;Kim, Jeong;Kim, Eun-Young;Eum, Jung-Hyun;Choi, Kyoon
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.236-236
    • /
    • 2010
  • P-type의 단결정, 다결정, UMG 기판을 이용하여 phosphorus툴 확산시킨 후 열처리한 external gettering 방식으로 실리콘 내부에 있는 불순물을 제거하였고, 기판의 lifetime 변화를 $\mu$-PCD를 이용하여 측정하였다. phosphorus를 $850^{\circ}C$에서 기판 내부로 20분 확산시킨 후 기판의 온도와 시간을 변화시키면서 gettering 공정을 시행하였다. 에미터층으로 인해 기판의 bulk lifetime이 부정확해 지는 것을 방지하기 위해서 NaOH를 이용하여 에미터층을 제거한 후 $\mu$-PCD를 이용하여 lifetime을 측정하였다. 또한 기판의 표면효과를 최소화하기 위해서 lifetime 측정전에 iodine을 이용하여 표면 passivation을 하였다.

  • PDF