• Title/Summary/Keyword: offsets

Search Result 340, Processing Time 0.025 seconds

An offset compensation scheme for rail-to-rail CMOS op-amps (Rail-to-Rail CMOS 증폭회로의 옵셋 보상 방법)

  • 이경일;오원석;김정규;박종태;유종근
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.859-862
    • /
    • 1998
  • An offset compensation scheme for rail-to-rail CMOS op-amps with complementary input stages is presented. Two auxiliary amplifiers are used to compensate for the offsets of NMOS and PMOS differnetial input stages, and ping-pong control is employed for continuous-time operation. Simulation and measurements resutls show that offsets are reduced about 20 times by this scheme.

  • PDF

Improvement in Electrical Stability of poly-Si TFT Employing Vertical a-Si Offsets

  • Park, J.W.;Park, K.C.;Han, M.K.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2000.01a
    • /
    • pp.67-68
    • /
    • 2000
  • Polycrystalline silicon (poly-Si) thin film transistors (TFT's) employing vertical amorphous silicon (a-Si) offsets have been fabricated without additional photolithography processes. The a-Si offset has been formed utilizing the poly-Si grain growth blocking effect by thin native oxide film during the excimer laser recrystallization of a-Si. The ON current degradation of the new device after 4 hour's electrical stress was reduced by 5 times compared with conventional poly-Si TFT's.

  • PDF

Performance evaluation of hybrid acquisition in CDMA systems (DS/CDMA 시스템에서 하이브리드 동기 획득의 성능 분석)

  • 강법주;강창언
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.4
    • /
    • pp.914-925
    • /
    • 1998
  • This paper considers the evaluation of the hybrid acquistion perdformance for the pilot signal in the direct sequence code division multiple access(DS/CDMA) forward link. the hybrid acquisition is introduced by the combination of two schemes, the parallel and serial acquisions. The mean acquisition time of the proposed scheme is derived to consider both the best case(the correct code-phase offsets are included i one subset) and the worst case(the correct code-phase offsets exist at the boundary of two subsets), which are cause by the distribution of the correct code-phase offsets in the subset. Expressions for the detection, false alarm, and miss probabilities are derived for the case of multiple correct code-phase offsets and multipath Rayleigh fading channel. Numerical results present the hybrid acquistion performance with repect to design parameters such as postdetectio integration length in the search and verification modes, subset size, and number of I/Q noncoherent correlators, and compare the hybrid acquistion with the parallel acquistion in terms of the minimum acquistion time under the same hardware complexity.

  • PDF

Ranging Enhancement using Frequency Offset Compensation in High Rate UWB (고속 UWB에서 주파수 편이 보상을 사용한 거리추정 성능향상)

  • Nam, Yoon-Seok;Jang, Ik-Hyeon
    • The KIPS Transactions:PartC
    • /
    • v.16C no.2
    • /
    • pp.229-236
    • /
    • 2009
  • UWB signal with high resolution capability can be used to estimate ranging and positioning in wireless personal area networks. The clock frequency differences of nodes have serious affects on asynchronous ranging methods to estimate locations of mobile nodes. The specification of high rate UWB describes successive TWR method with the estimation of a relative clock frequency offset. In this paper, we complete the ranging equations using relative frequency offset and time information, and propose a method to estimate the exact frequency offsets. We evaluate the ranging algorithms with simulation. The results show that the performances of the algorithms using frequency offsets are very close without noise. But, at noise environment, the method of exact frequency offsets shows better performance than that of relative frequency offsets.

A Two-Way Ranging WPAN Location System with Clock Offset Estimation (클락 오프셋 추정 방식을 이용한 TWR WPAN 측위 시스템)

  • Park, Jiwon;Lim, Jeongmin;Lee, Kyujin;Sung, Tae-Kyung
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.19 no.2
    • /
    • pp.125-130
    • /
    • 2013
  • Compared to OWR (One-Way Ranging) method that requires precise network time synchronization, TWR (Two-Way Ranging) method has advantages in building an indoor WPAN (Wireless Personal Area Network) location system with lower cost. However, clock offsets of nodes in WPAN system should be eliminated or compensated to improve location accuracy of the TWR method. Because conventional clock offset elimination methods requires multiple TWR transactions to reduce clock offset, they produce network traffic burden instead. This paper presents a clock offset estimation method that can reduce clock offset error with a single TWR transaction. After relative clock offsets of sensor nodes are estimated, clock offsets of mobile tags are estimated using a single TWR communication. Simulation results show that location accuracy of the proposed method is almost similar to the conventional clock offset elimination method, while its network traffic is about a half of the conventional method.

Poly-Si Thin Film Transistor with poly-Si/a-Si Double Active Layer Fabricated by Employing Native Oxide and Excimer Laser Annealing (자연 산화막과 엑시머 레이저를 이용한 Poly-Si/a-Si 이중 박막 다결정 실리콘 박막 트랜지스터)

  • Park, Gi-Chan;Park, Jin-U;Jeong, Sang-Hun;Han, Min-Gu
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.49 no.1
    • /
    • pp.24-29
    • /
    • 2000
  • We propose a simple method to control the crystallization depth of amorphous silicon (a-Si) deposited by PECVD or LPCVD during the excimer laser annealing (ELA). Employing the new method, we have formed poly-Si/a-Si double film and fabricated a new poly-Si TFT with vertical a-Si offsets between the poly-Si channel and the source/drain of TFT without any additional photo-lithography process. The maximum leakage current of the new poly-Si TFT decreased about 80% due to the highly resistive vertical a-Si offsets which reduce the peak electric field in drain depletion region and suppress electron-hole pair generation. In ON state, current flows spreading down through broad a-Si cross-section in the vertical a-Si offsets and the current density in the drain depletion region where large electric field is applied is reduced. The stability of poly-Si TFT has been improved noticeably by suppressing trap state generation in drain region which is caused by high current density and large electric field. For example, ON current of the new TFT decreased only 7% at a stress condition where ON current of conventional TFT decreased 89%.

  • PDF

A Census of Ionized Gas Outflows in Local Type-2 AGNs

  • Bae, Hyun-Jin;Woo, Jong-Hak
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.39 no.2
    • /
    • pp.58.1-58.1
    • /
    • 2014
  • Energetic gas outflows from active galactic nuclei (AGNs) may have a crucial role in galaxy evolution. In this contribution, we present a census of ionized gas outflows using a large sample (~23,000) of local (z < 0.1) type-2 AGNs selected from the Sloan Digital Sky Survey DR 7. By measuring the velocity offset of narrow emission lines, i.e., [O III] ${\lambda}5007$ and the Balmer lines, with respect to the systemic velocity measured from the stellar absorption lines, we find ~47% of AGNs showing an [O III] line-of-sight velocity offset ${\geq}20km\;s-1$. The fraction in type-2 AGNs is similar to that in type-1 AGNs after considering the projection effect. AGNs with larger [O III] velocity offsets, in particular with no or weak $H{\alpha}$ velocity offsets, tend to have higher Eddington ratios, implying that the [O III] velocity offset is related to on-going black hole activity. Also, we find the different distributions of the host galaxy inclination between the AGNs with blueshifted [O III] and the AGNs with redshifted [O III], supporting the model of biconical outflow with dust obscuration. Meanwhile, for ~3% of AGNs, [O III] and $H{\alpha}$ exhibit comparable large velocity offsets, suggesting a more complex gas kinematics than decelerating outflows in the narrow-line region.

  • PDF

A Technique to Exploit Cooperation for Packet Retransmission in Wireless Ad Hoc Networks

  • Kim, Hae-Soo;Buehrer, R. Michael
    • Journal of Communications and Networks
    • /
    • v.10 no.2
    • /
    • pp.148-155
    • /
    • 2008
  • In wireless data communication systems, retransmission of an erroneous packet is inevitable due to the harsh communication environment. In this paper, an efficient retransmission scheme using cooperation from neighboring nodes is investigated. In the cooperative retransmission scheme, an erroneous packet is transmitted to the destination by cooperative nodes which have favorable channels. This cooperative retransmission scheme requires no a priori information of neighboring nodes and has no limitation on the number of cooperating nodes. Distributed beamforming is used to accommodate multiple cooperating nodes. Phase and frequency offsets of cooperating signals are extracted from the NACK message and used to co-phase retransmitted data packets. The outage probability of the cooperative retransmission scheme is analyzed for the case of perfect synchronization and when the offsets are estimated. To reduce the impact of the residual phase and frequency offsets in cooperating signals, a low-rate feedback scheme is also investigated. It is shown that improved outage probability and reduced packet error rate (PER) performance can be achieved even for long data packets. The proposed cooperative retransmission scheme is found to outperform simple retransmission by the source as well as decode-and-forward cooperation.

Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL

  • Kulkarni, Abhijit;John, Vinod
    • Journal of Power Electronics
    • /
    • v.17 no.5
    • /
    • pp.1231-1243
    • /
    • 2017
  • Grid-interactive power converters are normally synchronized with the grid using phase-locked loops (PLLs). The performance of the PLLs is affected by the non-ideal conditions in the sensed grid voltage such as harmonics, frequency deviations and the dc offsets in single-phase systems. In this paper, a single-phase PLL is presented to mitigate the effects of these non-idealities. This PLL is based on the popular second order generalized integrator (SOGI) structure. The SOGI structure is modified to eliminate the effects of input dc offsets. The resulting SOGI structure has a high-pass filtering property. Hence, this PLL is termed as a high-pass generalized integrator based PLL (HGI-PLL). It has fixed parameters which reduces the implementation complexity and aids in the implementation in low-end digital controllers. The HGI-PLL is shown to have the lowest resource utilization among the SOGI based PLLs with dc cancelling capability. Systematic design methods are evolved leading to a design that limits the unit vector THD to within 1% for given non-ideal input conditions in terms of frequency deviation and harmonic distortion. The proposed designs achieve the fastest transient response. The performance of this PLL has been verified experimentally. The results agree with the theoretical prediction.