• Title/Summary/Keyword: multi-bit processing

Search Result 121, Processing Time 0.029 seconds

Multi-stream Generation Method for Intra-synchronization of Very Low Bit Rate Video (초저속 고압축 비디오의 미디어내 동기화를 위한 멀티 스트림 생성 기법)

  • 강경원;류권열;권기룡;문광석;김문수
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2001.06a
    • /
    • pp.61-64
    • /
    • 2001
  • 초저속 고압축 비디오는 고압축 부호화를 위해 주로 P-픽쳐 부호화 방법을 사용한다. P-픽쳐는 현재 프레임과 이전 프레임간의 데이터 의존성이 높기 때문에 전송시 패킷 손실이 발생할 경우 복원 영상에 심각한 화질 열화를 야기할 수가 있다. 따라서 본 논문에서 초저속 고압축 비디오 데이터에 대한 미디어내 동기화를 위해 TCP 기반 멀티스트림 생성 기법을 제안한다. 제안한 기법은 TCP 기반으로 신뢰성 있는 전송이 가능하며, 멀티 스트립을 통해 병렬 전송이 가능하므로, TCP 기반에서 네트워크 트랙픽에 의해 발생하는 지터에 민감하지 않아 최선의 서비스를 제공할 수 있다.

  • PDF

Development of a High Speed Asynchronous FIFO Compiler (고속 비동기식 FIFO 생성기 개발)

  • Lim, Ji-Suk;Chun, Ik-Jae;Kim, Bo-Gwan
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2002.04a
    • /
    • pp.617-620
    • /
    • 2002
  • 본 논문에서는 single bank와 multi bank FIFO를 지원하는 CMOS FIFO memory compiler를 개발 검증하였다. 이 컴파일러를 사용해서 설계자는 구현하고자 하는 어플리케이션에 적합한 high speed, high density, low power를 갖는 on-chip memory를 빠른 시간에 만들어 낼 수 있으므로 설계 시간을 절약할 수 있다. 이와 더불어 설계된 FIFO 의 시뮬레이션을 지원하기위한 Verilog 시뮬레이션 모델을 제공하였다. 현재 FIFO를 구성하는 단위 셀들은 0.6um 3-metal 공정을 이용하여 설계하였으며 공정의 변화에 따라 대상 공정에 맞도록 단지 몇 개의 단위 셀만을 재 설계하고 그에 대한 정보를 갱신해줌으로써 공정의 변화에 대처 할 수 있도록 하였다. 설계된 컴파일러를 이용해 생성된 FIFO 는 표준 셀 라이브러리를 이용한 합성 가능한 FIFO에 대하여 $16bit{\times}16word$ FIFO에서 면적면에서 93%, 속도면에서 70%의 향상을 보였다.

  • PDF

Bit Coordinate indexing for Multi-channel XML Data Broadcasting (다중 채널상으로 XML 데이터 방송을 위한 비트 좌표 색인 기법)

  • Park, Sang-Hyun;Ryu, Byung-Gul;Lee, Jung-Hyun;Lee, SangKeun
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2010.11a
    • /
    • pp.87-90
    • /
    • 2010
  • 본 논문에서는 무선 방송 환경에서 XML에 대한 다양한 사용자 질의에 대하여 다중 채널을 통해 효과적으로 질의의 결과를 전송하기 위한 색인 기법을 고려한다. 이를 위해 서버측에서는 질의 결과뿐만 아니라 원본 XML상에서 질의 결과가 위치하는 계층 정보까지 파악이 가능한 비트 좌표 기반 색인 기법을 제안한다. 제안 기법의 시뮬레이션을 통해 다중 채널의 효과뿐만 아니라 색인으로 인해 빠른 응답시간을 가짐을 보인다.

A Study on Correlation Processing Method of Multi-Polarization Observation Data by Daejeon Correlator (대전상관기의 다중편파 관측데이터 상관처리 방법에 관한 연구)

  • Oh, Se-Jin;Yeom, Jae-Hwan;Roh, Duk-Gyoo;Jung, Dong-Kyu;Hwang, Ju-Yeon;Oh, Chungsik;Kim, Hyo-Ryoung
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.19 no.2
    • /
    • pp.68-76
    • /
    • 2018
  • In this paper, we describe the correlation processing method of multi-polarization observation data of the Daejeon Correlator. VLBI observations include single or multiple polarized observations depending on the type of object. Polarization observations are performed to observe the characteristics of the object. During the observations of the celestial object, polarization measurements are also performed to determine the delay values and causes of changes in the object. Correlation processing of polarization observation data of the Daejeon correlator is proposed by OCTAVIA of a synchronous reproduction processing apparatus that outputs data input to each antenna unit by using an output bit selection function to convert bits and the order of the data streams is changed, And the input of the Daejeon correlator is configured to perform the polarization correlation processing by conducting correlation processing by setting the existing stream number to be the same. Correlation processing is conducted on the test data observed for the polarization correlation processing and it is verified through experiments that the polarization correlation processing method of the proposed Daejeon correlator is effective.

An Efficient data management Scheme for Hierarchical Multi-processing using Double Hash Chain (이중 해쉬체인을 이용한 계층적 다중 처리를 위한 효율적인 데이터 관리 기법)

  • Jeong, Yoon-Su;Kim, Yong-Tae;Park, Gil-Cheol
    • Journal of Digital Convergence
    • /
    • v.13 no.10
    • /
    • pp.271-278
    • /
    • 2015
  • Recently, bit data is difficult to easily collect the desired data because big data is collected via the Internet. Big data is higher than the rate at which the data type and the period of time for which data is collected depending on the size of data increases. In particular, since the data of all different by the intended use and the type of data processing accuracy and computational cost is one of the important items. In this paper, we propose data processing method using a dual-chain in a manner to minimize the computational cost of the data when data is correctly extracted at the same time a multi-layered process through the desired number of the user and different kinds of data on the Internet. The proposed scheme is classified into a hierarchical data in accordance with the intended use and method to extract various kinds of data. At this time, multi-processing and tie the data hash with the double chain to enhance the accuracy of the reading. In addition, the proposed method is to organize the data in the hash chain for easy access to the hierarchically classified data and reduced the cost of processing the data. Experimental results, the proposed method is the accuracy of the data on average 7.8% higher than conventional techniques, processing costs were reduced by 4.9% of the data.

Performance Analysis of Implementation on Image Processing Algorithm for Multi-Access Memory System Including 16 Processing Elements (16개의 처리기를 가진 다중접근기억장치를 위한 영상처리 알고리즘의 구현에 대한 성능평가)

  • Lee, You-Jin;Kim, Jea-Hee;Park, Jong-Won
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.49 no.3
    • /
    • pp.8-14
    • /
    • 2012
  • Improving the speed of image processing is in great demand according to spread of high quality visual media or massive image applications such as 3D TV or movies, AR(Augmented reality). SIMD computer attached to a host computer can accelerate various image processing and massive data operations. MAMS is a multi-access memory system which is, along with multiple processing elements(PEs), adequate for establishing a high performance pipelined SIMD machine. MAMS supports simultaneous access to pq data elements within a horizontal, a vertical, or a block subarray with a constant interval in an arbitrary position in an $M{\times}N$ array of data elements, where the number of memory modules(MMs), m, is a prime number greater than pq. MAMS-PP4 is the first realization of the MAMS architecture, which consists of four PEs in a single chip and five MMs. This paper presents implementation of image processing algorithms and performance analysis for MAMS-PP16 which consists of 16 PEs with 17 MMs in an extension or the prior work, MAMS-PP4. The newly designed MAMS-PP16 has a 64 bit instruction format and application specific instruction set. The author develops a simulator of the MAMS-PP16 system, which implemented algorithms can be executed on. Performance analysis has done with this simulator executing implemented algorithms of processing images. The result of performance analysis verifies consistent response of MAMS-PP16 through the pyramid operation in image processing algorithms comparing with a Pentium-based serial processor. Executing the pyramid operation in MAMS-PP16 results in consistent response of processing time while randomly response time in a serial processor.

A Study on the Early Fire Detection by Using Multi-Gas Sensor (다중가스센서를 이용한 화재의 조기검출에 대한 연구)

  • Cho, Si Hyung;Jang, Hyang Won;Jeon, Jin Wook;Choi, Seok Im;Kim, Sun Gyu;Jiang, Zhongwei;Choi, Samjin;Park, Chan Won
    • Journal of Sensor Science and Technology
    • /
    • v.23 no.5
    • /
    • pp.342-348
    • /
    • 2014
  • This paper introduced a novel multi-gas sensor detector with simple signal processing algorithm. This device was evaluated by investigating the characteristics of combustible materials using fire-generated smell and smoke. Plural sensors including TGS821, TGS2442, and TGS260X were equipped to detect carbon monoxide, hydrogen gas, and gaseous air contaminants which exist in cigarette smoke, respectively. Signal processing algorithm based on the difference of response times in fire-generated gases was implemented with early and accurately fire detection from multiple gas sensing signals. All fire experiments were performed in a virtual fire chamber. The cigarette, cotton fiber, hair, polyester fiber, nylon fiber, paper, and bread were used as a combustible material. This analyzing software and sensor controlling algorithm were embedded into 8-bit micro-controller. Also the detected multiple gas sensor signals were simultaneously transferred to the personnel computer. The results showed that the air pollution detecting sensor could be used as an efficient sensor for a fire detector which showed high sensitivity in volatile organic compounds. The proposed detecting algorithm may give more information to us compared to the conventional method for determining a threshold value. A fire detecting device with a multi-sensor is likely to be a practical and commercial technology, which can be used for domestic and office environment as well as has a comparatively low cost and high efficiency compared to the conventional device.

A Variable-Slotted Tree Based Anti-Collision Algorithm Using Bit Change Sensing in RFID Systems (RFID 시스템에서 비트 변화 감지를 이용한 가변 슬롯 트리 기반 충돌 방지 알고리즘)

  • Kim, Won-Tae;Ahn, Kwang-Seon;Lee, Seong-Joon
    • The KIPS Transactions:PartA
    • /
    • v.16A no.4
    • /
    • pp.289-298
    • /
    • 2009
  • Generally, RFID systems are composed of one reader and several passive tags, and share the single wireless channel. For this reason, collisions occurwhen more than two tags simultaneously respond to the reader's inquiry. To achieve this problem, many papers, such as QT[8], HCT[10], BSCTTA[2], and QT-BCS[9], have been proposed. In this paper, we propose the tree-based anti-collision algorithm using a bit change sensing unit (TABCS) based on BSCTTA algorithm. The proposed algorithm can identify bits returned from tags through bit change sensing unit, even if multi collisions occur. So, it rapidly generates the unique prefix to indentify each tag, and reduce the total of bits. As the result, the cost of identifying all tag IDs is relatively reduced as compared with existing algorithms. It is verified through simulations that the proposed algorithm surpass other existing algorithms.

A Memory-Efficient Fingerprint Verification Algorithm Using a Multi-Resolution Accumulator Array

  • Pan, Sung-Bum;Gil, Youn-Hee;Moon, Dae-Sung;Chung, Yong-Wha;Park, Chee-Hang
    • ETRI Journal
    • /
    • v.25 no.3
    • /
    • pp.179-186
    • /
    • 2003
  • Using biometrics to verify a person's identity has several advantages over the present practices of personal identification numbers (PINs) and passwords. At the same time, improvements in VLSI technology have recently led to the introduction of smart cards with 32-bit RISC processors. To gain maximum security in verification systems using biometrics, verification as well as storage of the biometric pattern must be done in the smart card. However, because of the limited resources (processing power and memory space) of the smart card, integrating biometrics into it is still an open challenge. In this paper, we propose a fingerprint verification algorithm using a multi-resolution accumulator array that can be executed in restricted environments such as the smart card. We first evaluate both the number of instructions executed and the memory requirement for each step of a typical fingerprint verification algorithm. We then develop a memory-efficient algorithm for the most memory-consuming step (alignment) using a multi-resolution accumulator array. Our experimental results show that the proposed algorithm can reduce the required memory space by a factor of 40 and can be executed in real time in resource-constrained environments without significantly degrading accuracy.

  • PDF

A Watermarking Method Based on the Trellis Code with Multi-layer (다층구조를 갖는 trellis부호를 이용한 워터마킹)

  • Lee, Jeong Hwan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.10a
    • /
    • pp.949-952
    • /
    • 2009
  • In this paper, a watermarking method based on the trellis code with multi-layer is proposed. An image is divided $8{\times}8$ block with no overlapping, and compute the discrete cosine transform(DCT) of each block, and the 12 medium-frequency AC terms from each block are extracted. Next it is compared with gaussian random vectors with zero mean and unit variance. As these processing, the embedding vectors with minimum linear correlation can be obtained by Viterbi algorithm at each layer of trellis coding. To evaluate the performance of proposed method, the average bit error rate of watermark message is calculated from different several images.

  • PDF