• Journal of Electrical Engineering and Technology
• /
• 제12권3호
• /
• pp.1262-1270
• /
• 2017

Among various decoding algorithms of low-density parity-check (LDPC) codes, the min-sum (MS) algorithm and its modified algorithms are widely adopted because of their computational simplicity compared to the sum-product (SP) algorithm with slight loss of decoding performance. In the MS algorithm, the magnitude of the output message from a check node (CN) processing unit is decided by either the smallest or the next smallest input message which are denoted as min1 and min2, respectively. It has been shown that multiplying a scaling factor to the output of CN message will improve the decoding performance. Further, Zhong et al. have shown that multiplying different scaling factors (called a 2-dimensional scaling) to min1 and min2 much increases the performance of the LDPC decoder. In this paper, the simplified 2-dimensional scaled (S2DS) MS algorithm is proposed. In the proposed algorithm, we figure out a pair of the most efficient scaling factors which multiplications can be replaced with combinations of addition and shift operations. Furthermore, one scaling operation is approximated by the difference between min1 and min2. The simulation results show that S2DS achieves the error correcting performance which is close to or outperforms the SP algorithm regardless of coding rates, and its computational complexity is the lowest comparing to modified versions of MS algorithms.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제11권4호
• /
• pp.1987-2001
• /
• 2017

Low-density parity-check (LDPC) codes have attracted a great attention because of their excellent error correction capability with reasonably low decoding complexity. Among decoding algorithms for LDPC codes, the min-sum (MS) algorithm and its modified versions have been widely adopted due to their high efficiency in hardware implementation. In this paper, a self-adaptive MS algorithm using the difference of the first two minima is proposed for faster decoding speed and lower power consumption. Finding the first two minima is an important operation when MS-based LDPC decoders are implemented in hardware, and the found minima are often compressed using the difference of the two values to reduce interconnection complexity and memory usage. It is found that, when these difference values are bounded, decoding is not successfully terminated. Thus, the proposed method dynamically decides whether the termination-checking step will be carried out based on the difference in the two found minima. The simulation results show that the decoding speed is improved by 7%, and the power consumption is reduced by 16.34% by skipping unnecessary steps in the unsuccessful iteration without any loss in error correction performance. In addition, the synthesis results show that the hardware overhead for the proposed method is negligible.

• 전기학회논문지P
• /
• 제59권1호
• /
• pp.53-57
• /
• 2010

Low-density parity-check (LDPC) codes with belief-propagation (BP) algorithm achieve a remarkable performance close to the Shannon limit at reasonable decoding complexity. Conventionally, each iteration in decoding process contains two steps, the horizontal step and the vertical step. In this paper, an efficient implementation of the adaptive offset min-sum (AOMS) algorithm for decoding LDPC codes using the single-step method is proposed. Furthermore, the performances of the AOMS algorithm compared with belief-propagation (BP) algorithm are investigated. The algorithms using the single-step method reduce the implementation complexity, speed up the decoding process and have better efficiency in terms of memory requirements.

• 한국정보통신학회논문지
• /
• 제16권9호
• /
• pp.1892-1897
• /
• 2012

본 논문은 DVB-S2 기반 고속 LDPC 복호를 하기 위한 효율적인 CNU(Check Node Update) 계산방식에 대해 분석하였다. LDPC의 복호 속도는 CNU 계산 과정에 의존한다. 기존의 CNU 계산방식에서 LUT를 고려한 SP(Sum-Product)방식은 속도가 늦어지는 단점이 있다. 이에 본 논문에서는 SC-NMS(Self-Corrected Normalized Min-Sum) 방식을 제안한다. LUT 연산을 제거한 MS(Min-Sum) 방식에 정규화 계수 '${\alpha}$'를 곱하는 Normalized Min-Sum(NMS) 방식은 MP 방식보다 성능은 약간 감소하지만 critical path를 없애고 클럭 주기를 줄일 수 있어 구현에 있어서 고속화를 위한 효율적인 CNU 계산방식이다. 또한, 복호과정에서 반복 시 이전 반복에서의 엣지 값과 현재 반복에서의 엣지 값을 비교하여 부호가 바뀌면 신뢰성이 없음을 간주하여 현재 엣지에 "0"을 할당하는 SC(Self-Corrected) 방식을 연구하였다. SC-NMS 방식을 적용하여 시뮬레이션 한 결과, SC-NMS 방식은 SP 방식에 비해 0.1dB의 성능열화를 보였지만, 계산의 복잡도와 복호 속도를 고려했을 때, SC-NMS 방식이 최적의 CNU 계산 방식이라는 것을 확인하였다.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제12권1호
• /
• pp.24-33
• /
• 2012

This paper describes a multi-mode LDPC decoder which supports 19 block lengths and 6 code rates of Quasi-Cyclic LDPC code for Mobile WiMAX system. To achieve an efficient implementation of 114 operation modes, some design optimizations are considered including block-serial layered decoding scheme, a memory reduction technique based on the min-sum decoding algorithm and a novel method for generating the cyclic shift values of parity check matrix. From fixed-point simulations, decoding performance and optimal hardware parameters are analyzed. The designed LDPC decoder is verified by FPGA implementation, and synthesized with a $0.18-{\mu}m$ CMOS cell library. It has 380,000 gates and 52,992 bits RAM, and the estimated throughput is about 164 ~ 222 Mbps at 56 MHz@1.8 V.