• Transactions of the Korean Society of Automotive Engineers
• /
• v.14 no.1
• /
• pp.60-67
• /
• 2006

To improve the vehicle fuel economy, various technologies have been studied. Meanwhile it deteriorates fuel economy that the increased driving torque for Power Steering System (PSS) due to weighted vehicle and widened tire for low speed driving and parking. So the larger driving torque for PSS is, the lower fuel economy is. Therefore, the study about the effect of the driving torque for PSS and the engine total friction must be preceded to improve the vehicle fuel economy. In this study, a PSS module separated from the vehicle is used to measure the driving torque for PSS with respect to the pressure of PSS. The result shows that the driving torque for PSS was in direct proportion to the pressure of PSS 3 (N-m) driving torque for PSS vs. 10 (bar) pressure of PSS, and 8 (N-m) vs. 40 (bar). In addition, the driving torque and pressure for PSS was measured according to the engine speed in the component test condition which was in the vehicle condition. Measuring the driving torque for PSP in the vehicle condition was established by using the VeFAS which was a fuel economy analyzer developed in our lab and installing PSS By-pass line. The effect of the driving torque for PSS on the vehicle fuel economy was analyzed with FTP-75 cold start mode.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.21 no.2
• /
• pp.175-181
• /
• 2016

In the conventional E-bike, a 42 V/10 A Li-ion battery drives a 24 V/10 A BLDC motor via a 6-switch PWM DC/AC inverter. The major problems of the conventional battery-fed motor drive systems are listed as follows. To charge the battery, an external battery charger (adapter) is required, which degrades the portability of E-bike users. In addition, given the high-frequency operation of the motor drive inverter, the switching losses are significant, which degrades the whole power efficiency. High-voltage batteries (42 V) require a complex battery management system (BMS), which degrades the reliability of the battery pack. In this paper, an embedded boost-converter battery charger for E-bikes is proposed. The variable output boost converter, which converts 16.8 V battery voltage to the required variable voltage of the inverter input, can use a low-voltage battery and thus improve the reliability of batteries. By varying the inverter input voltage via boost converter, a DC link voltage control method can be applied to reduce the switching frequency of the inverter, which improves the whole power efficiency. Given that the function of a flyback charger is integrated in the proposed boost converter, the portability of the E-bike user can be maximized by excluding an external adapter. The validity of the proposed circuit will be confirmed by operation mode analysis and simulation. Moreover, experimental results of integrative charger using Li-ion battery and 200 W motor test will be showed with a prototype sample as well.

• Smart Structures and Systems
• /
• v.23 no.6
• /
• pp.627-639
• /
• 2019

Passive control may not provide enough damping for a stay cable since the control devices are often restricted to a low location level. In order to enhance control performance of conventional passive dampers, a new type of damper integrated with a rotary electromagnetic damper providing variable damping force and a flywheel serving as an inertial mass, called the rotary electromagnetic inertial mass damper (REIMD), is presented for suppressing the cable vibrations in this paper. The mechanical model of the REIMD is theoretically derived according to generation mechanisms of the damping force and the inertial force, and further validated by performance tests. General dynamic characteristics of an idealized taut cable with a REIMD installed close to the cable end are theoretically investigated, and parametric analysis are then conducted to investigate the effects of inertial mass and damping coefficient on vibration control performance. Finally, vibration control tests on a scaled cable model with a REIMD are performed to further verify mitigation performance through the first two modal additional damping ratios of the cable. Both the theoretical and experimental results show that control performance of the cable with the REIMD are much better than those of conventional passive viscous dampers, which mainly attributes to the increment of the damper displacement due to the inertial mass induced negative stiffness effects of the REIMD. Moreover, it is concluded that both inertial mass and damping coefficient of an optimum REIMD will decrease with the increase of the mode order of the cable, and oversize inertial mass may lead to negative effect on the control performance.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.1 s.343
• /
• pp.27-36
• /
• 2006

Conventional delay-insensitive (DI) data encodings usually require 2N+1 wires for transferring N-bit. To reduce complexity and power dissipation of wires in designing a large scaled chip, an encoder and a decoder circuits, where N-bit data transfer can be peformed with only N+l wires, are proposed. These circuits are based on a quasi delay-insensitive (QDI) model and designed by using current-mode multiple valued logic (CMMVL). The effectiveness of the proposed data transfer mechanism is validated by comparisons with conventional data transfer mechanisms using dual-rail and 1-of-4 encodings through simulation at the 0.25 um CMOS technology. In general, simulation results with wire lengths of 4 mm or larger show that the CMMVL scheme significantly reduces delay-power product ($D{\ast}P$) values of the dual-rail encoding with data rate of 5 MHz or more and the 1-of-4 encoding with data rate of 18 MHz or more. In addition, simulation results using the buffer-inserted dual-rail and 1-of-4 encodings for high performance with the wire length of 10 mm and 32-bit data demonstrate that the proposed CMMVL scheme reduces the D*P values of the dual-rail encoding with data rate of 4 MHz or more and 1-of-4 encoding with data rate of 25 MHz or more by up to $57.7\%\;and\;17.9\%,$ respectively.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.12
• /
• pp.93-101
• /
• 2007

Small area and low power implementation are important requirements for various multimedia processing hardware, especially for mobile environment. This paper presents a hardware architecture of H.264/AVC Intra Prediction module aiming on small area and low power. A single arithmetic unit was shared and processed sequentially for all mode decisions and computations to predict an image frame. As a result, we could get smaller area and smaller memory size compared to other existing implementations. The proposed architecture was verified using the Altera Excalibur device, and the implemented hardware has been described in Verilog-HDL and synthesized on Samsung STD130 0.18um CMOS Standard Cell Library using Synopsys Design Compiler. The synthesis result was about 11.9K logic gates and 1078 byte internal SRAM and the maximum operating frequency was 107Mhz. It consumes 879,617 clocks to process one QCIF frame, which means it can process 121.5 QCIF$(176\times144)$ frames per second, therefore it shows that it can be used for real time H.264/AVC encoding of various multimedia applications.

• Journal of IKEEE
• /
• v.21 no.2
• /
• pp.123-129
• /
• 2017

Proton Exchange Membrane Fuel Cell (FEMFC) is a strong candidate for future automobile and power generation because of its high power density, low emission and low operation temperature. The major concerns of the gas diffusion layer (GDL) inside a FEMFC is water management. The GDL is typically comprised of carbon for electrical conductivity and PTFE for Hydrophobicity. In this simulation, GDL flooding was investigated using a simplified approach method of an established equation models(Fick' Law, Darcy, Law, Stefan-Maxwell diffusion). The performance of GDL was shown using result of the inner heat, water density and oxygen density of the cell using model equations. The catalyst layer mode in FEMFC showed results of effectiveness factor, Butler-volmer and hydrogen flux density. These results are interesting because the influence of several factors has been shown and the information will be helpful for fuel cell design.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.6 no.2
• /
• pp.202-208
• /
• 2001

A Switched Reluctance Motor(SRM) has double salient poles structure and the phase windings are wound in stator. SRM hase more simple structure that of other motor, thus manufacture cost is low, mechanically strong, reliable to a poor environment such as high temperature, and maintenance cost is low because of brushless. SRM needs position detector to get rotator position information for phase excitation and tachometer or encoder for constant speed operation. But, this paper doesn\`s use an encoder of high cost for velocity measurement of rotator. Instead of it, the algorithm for position detection and velocity estimation from simple slotted disk has been proposed and developed. To implement variable speed digital control system with velocity estimation algorithm, the TMS320F240-20MIPS fixed point arithmetic processor of TI corporation is used. The experimental results of the developing system are enable to control speed with wide range, not only single pulse, hard chopping mode and soft chopping, ut also variable speed control, and advance angle control.

• Journal of Sensor Science and Technology
• /
• v.8 no.2
• /
• pp.163-170
• /
• 1999

A programmable A/D converter for an embedded fiber-optic combustion pressure sensor has been designed with 8 N and P channel MOSFETs, respectively. A local field enhancement for reducing programming voltage during writing as well as erasing an EEPROM device is introduced. In order to observe linear programmability of the EEPROM device during programming mode, a cell is developed with a $1.2\;{\mu}m$ double poly CMOS fabrication process in MOSIS. It is observed that the high resolution, of say 10mVolt, is valid in the range 1.25volts to 2volts. The experimental result is used for simulating the programmable 8 bit A/D converter with Hspice. The A/D converter is demonstrated to consume low power, $37\;{\mu}W$ by utilizing a programming operation. In addition, the converter is attained at the conversion frequency of 333 MHz.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2010.05a
• /
• pp.459-462
• /
• 2010

Response to nerve stimulation platform for implementing measures to detect finger movement has been functioning as an important factor. This stimulated finger on the nerve and muscle responses would vary. In other words, the finger movement of the muscle response to nerve stimulation and sensing Actuator for the H/W development is needed. In addition, a low power embedded CPU based on the top was used. H/W configuration portion of the isolation power, constant current control, High impedance INA, amplifier parts, and the stimulus mode and the Micro-control the status of current, AD converter Low Data obtained through the processing system is implemented.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.28 no.9A
• /
• pp.702-709
• /
• 2003

In this paper, we propose an efficient and QoS-aware MAC scheduling algorithm for Bluetooth, which considers both throughput and delay performance of each Master-Slave pair in scheduling decisions, and thus, attempts to maximize overall performance. The proposed algorithm, MTDPP (Modified Throughput-Delay Priority Policy), makes up for the drawbacks of T-D PP (Throughput-Delay Priority Policy) proposed in [6] and improves the performance. Since Bluetooth employs a master-driven TDD based scheduling algorithm, which is basically operated with the Round Robin policy, many slots may be wasted by POLL or NULL packets when there is no data waiting for transmission in queues. To overcome this link wastage problem, several algorithms have been proposed. Among them, queue state-based priority policy and low power mode-based algorithm can perform with high throughput and reasonable fairness. However, their performances may depend on traffic characteristics, i.e., static or dynamic, and they require additional computational and signaling overheads. In order to tackle such problems, we propose a new scheduling algorithm. Performance of our proposed algorithm is evaluated with respect to throughput and delay. Simulation results show that overall performances can be improved by selecting suitable parameters of our algorithm.