• Title/Summary/Keyword: low phase error

Search Result 274, Processing Time 0.023 seconds

Symbol Error Rate of 16-APSK Modulation (DVB-S2의 16-APSK 성능 분석)

  • Son, Jae-Seung;Lee, Yu-Sung;Park, Hyun-Cheol
    • Proceedings of the IEEK Conference
    • /
    • 2004.06a
    • /
    • pp.11-14
    • /
    • 2004
  • Digital Video Broadcasting - Satellite (DVB-S) [1] (EN 300 421(bibliography)) was introduced as a standard in 1994. However, by combing with higher order modulation, promise more powerful alternatives to the DVB-S / DVB-DSNG coding and modulation schemes. Variable rate coding and modulation (VCM) may employed to provide different levels of error protection to different service components. Adaptive coding and modulation (ACM) provides more exact channel protection and dynamic link adaptation to propagation conditions, targeting each individual receiving terminal. By these reasons, DVB-S2 introduced. This paper derives exact symbol error rate(SER) of 16-Amplitude Phase Shift Keying(APSK) modulation by using Craig's formula. 16-APSK modulation is used in DVB-S2. The difference between Union Bound and Craig's formula is 1.26dB in low SNR and 0.1dB in high SNR.

  • PDF

A Multiphase DLL Based on a Mixed VCO/VCDL for Input Phase Noise Suppression and Duty-Cycle Correction of Multiple Frequencies (입력 위상 잡음 억제 및 체배 주파수의 듀티 사이클 보정을 위한 VCO/VCDL 혼용 기반의 다중위상 동기회로)

  • Ha, Jong-Chan;Wee, Jae-Kyung;Lee, Pil-Soo;Jung, Won-Young;Song, In-Chae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.11
    • /
    • pp.13-22
    • /
    • 2010
  • This paper proposed the dual-loops multiphase DLL based mixed VCO/VCDL for a high frequency phase noise suppression of the input clock and the multiple frequencies generation with a precise duty cycle. In the proposed architecture, the dual-loops DLL uses the dual input differential buffer based nMOS source-coupled pairs at the input stage of the mixed VCO/VCDL. This can easily convert the input and output phase transfer of the conventional DLL with bypass pass filter characteristic to the input and output phase transfer of PLL with low pass filter characteristic for the high frequency input phase noise suppression. Also, the proposed DLL can correct the duty-cycle error of multiple frequencies by using only the duty-cycle correction circuits and the phase tracking loop without additional correction controlled loop. At the simulation result with $0.18{\mu}m$ CMOS technology, the output phase noise of the proposed DLL is improved under -13dB for 1GHz input clock with 800MHz input phase noise. Also, at 1GHz operating frequency with 40%~60% duty-cycle error, the duty-cycle error of the multiple frequencies is corrected under $50{\pm}1%$ at 2GHz the input clock.

A Study on DC Offset Removal using Low-Pass Filter in AT Feeder System for Electric Railway (전기철도 AT급전계통에 Low-Pass Filter를 이용한 직류옵셋 제거에 관한 연구)

  • Lee, Hwan;Jung, No-Geon;Kim, Jae-Moon
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.6
    • /
    • pp.1108-1114
    • /
    • 2016
  • The cause of failure in the AT feeding system is divided into grounding, short-circuit of feeding circuit and internal faults of the railway substation. Since the fault current is very high, real-time current is detected and the failure must be immediately removed. In this paper, a new DC offset elimination filter that can remove component to decrease in the form of exponential function using low-pass filter was proposed in order to extract the fundamental wave from distorted fault current. In order to confirm the performance of the proposed filter method, AT feeder system was modelled by simulation tool and simulations were performed under various conditions such as fault location, fault resistance and fault voltage phase angle in case of trolley-rail short-circuit fault. When applying the proposed DC-offset removal method, it can be seen that the phase delay and gain error did not appear.

Error Rate Performance of DS-BPSK Signal transmitted through a Hard-Limiting Satellite Channel in the presence of Interference and Noise (간섭과 잡음이 존재하는 Hard-Limiting 위성채널상에서의 DS-BPSK신호의 오율특성)

  • 신동일;조성준
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.11 no.1
    • /
    • pp.64-72
    • /
    • 1986
  • The error rate equation fo DS-BPSK(Direct Sequence Binary Phase Shift Keying) signal transmitted through the nonlinear satellite transponder has been derived in the cochannel interference and downlink Gaussian noise environment. The input to the satellite transponder is the superposition of DS-BPSK signal with one interfere which is a cochannel wide-band PN signal. The error rate performance of DS-BPSK system has been evaluated and shown in figures in terms of carrier to interference power ratio(CIR), downlink signal to noise power ratio(downlink SNR) and process gain. In the analysis, it has been shown that the use of a hard limiter in DS-BPSK satellite system leads to the generation of narrow-band intermodulation products which is independent of the process gain. Also it is known that the error rate performance can be improved in the low levels (below 10dB) of CIR as the CIR increase. As the process gain varies from 10 to 100 the curve gives the about 10 dB gain in downlink SNR to maintain a fixed error rate.

  • PDF

An Enhancement of Speaker Location System Using the Low-frequency Phase Restoration Algorithm and Its Implementation (저주파 위상 복원 알고리듬을 이용한 화자 위치 추적 시스템의 성능 개선과 구현)

  • 이학주;차일환;윤대희;이충용
    • The Journal of the Acoustical Society of Korea
    • /
    • v.20 no.4
    • /
    • pp.22-28
    • /
    • 2001
  • This paper describes the implementation of a robust speaker position location system using the voice signal received by microphone array. To be robust to the reverberation which is the major factor of the performance degradation, low-frequency phase restoration algorithm which eliminates the influence of reverberations using the low-frequency information of the CPSP function is proposed. The implemented real-time system consists of a general purpose DSP (TMS320C31 of Texas instruments), analog part which contains amplifiers and filters, and digital part which is composed of the external memory and 12-bit A/D converter. In the real conference room environment, the implemented system that was constructed by the proposed algorithms showed better performance than the conventional system. The error of the TDOA estimation reduced more than 15 samples.

  • PDF

Capacitance Estimation of DC-Link Capacitors of Three-Phase AC/DC/AC PWM Converters using Input Current Injection (입력전류 주입을 이용한 3상 AC/DC/AC PWM 컨버터의 직류링크 커패시터 용량 추정)

  • 이강주;이동춘;석줄기
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.8 no.2
    • /
    • pp.173-179
    • /
    • 2003
  • In this paper, a novel on-line dc capacitance estimation method for the three-phase PWM converter is proposed. At no load, input current at a low frequency is injected, which causes dc voltage ripple. With the at voltage and current ripple components of the dc side, the capacitance can be calculated. Experimental result shows that the estimation error is less than 2%.

Performance Analysis on Digital Phase Difference Measurement Techniques for Interferometer Direction Finder (인터페로미터 방향 탐지기의 디지털 위상차 측정 기법 성능 분석)

  • Kang, Jong-jin;Park, Sung-kyun;Roh, Ji-hyun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.22 no.8
    • /
    • pp.1076-1082
    • /
    • 2018
  • This paper describes interferometer direction finder which measures the angle of arrival based on calculation of the phase difference of received radio signal from different antennas. Modern Electronic Warfare direction finder uses digital phase difference measuring techniques which have less effect on temperature variation and better performance under low Signal to Noise Ratio environment. In this paper, we analyze acceptable phase difference error for requirement of system's direction finding accuracy and introduce digital phase difference calculation techniques. We have investigated quantitative analysis on phase difference calculation according to sample number, SNR, interference injection. Through the simulation, frequency domain measurement technique is better performance than the time domain one at the environment of low SNR and interference injection. Proposed method can be used to determine the performance of interferometer direction finder.

An Adaptive Complementary Sliding-mode Control Strategy of Single-phase Voltage Source Inverters

  • Hou, Bo;Liu, Junwei;Dong, Fengbin;Mu, Anle
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.1
    • /
    • pp.168-180
    • /
    • 2018
  • In order to achieve the high quality output voltage of single-phase voltage source inverters, in this paper an Adaptive Complementary Sliding Mode Control (ACSMC) is proposed. Firstly, the dynamics model of the single-phase inverter with lumped uncertainty including parameter variations and external disturbances is derived. Then, the conventional Sliding Mode Control (SMC) and Complementary Sliding Mode Control (CSMC) are introduced separately. However, when system parameters vary or external disturbance occurs, the controlling performance such as tracking error, response speed et al. always could not satisfy the requirements based on the SMC and CSMC methods. Consequently, an ACSMC is developed. The ACSMC is composed of a CSMC term, a compensating control term and a filter parameters estimator. The compensating control term is applied to compensate for the system uncertainties, the filter parameters estimator is used for on-line LC parameter estimation by the proposed adaptive law. The adaptive law is derived using the Lyapunov theorem to guarantee the closed-loop stability. In order to decrease the control system cost, an inductor current estimator is developed. Finally, the effectiveness of the proposed controller is validated through Matlab/Simulink and experiments on a prototype single-phase inverter test bed with a TMS320LF28335 DSP. The simulation and experimental results show that compared to the conventional SMC and CSMC, the proposed ACSMC control strategy achieves more excellent performance such as fast transient response, small steady-state error, and low total harmonic distortion no matter under load step change, nonlinear load with inductor parameter variation or external disturbance.

Current-induced Phase Demodulation Using a PWM Sampling for a Fiber-optic CT

  • Park, Hyoung-Jun;Lee, June-Ho;Kim, Hyun-Jin;Song, Min-Ho
    • Journal of the Optical Society of Korea
    • /
    • v.14 no.3
    • /
    • pp.240-244
    • /
    • 2010
  • In this work, we used PWM sampling for demodulation of a fiber-optic interferometric current transformer. The interference signal from a fiber-optic CT is sampled with PWM triggers that produce a 90-degree phase difference between two consecutively sampled signals. The current-induced phase is extracted by applying an arctangent demodulation and a phase unwrapping algorithm to the sampled signals. From experiments using the proposed demodulation, we obtained phase measurement accuracy and a linearity error, in AC current measurements, of ~2.35 mrad and 0.18%, respectively. The accuracy of the proposed method was compared with that of a lock-in amplifier demodulation, which showed only 0.36% difference. To compare the birefringence effects of different fiber-optic sensor coils, a flint glass fiber and a standard single-mode fiber were used under the same conditions. The flint glass fiber coil with a Faraday rotator mirror showed the best performance. Because of the simple hardware structure and signal processing, the proposed demodulation would be suitable for low-cost over-current monitoring in high voltage power systems.

Low Coherence Interferometer for Measurement of Path Length Errors in Arrayed-Waveguide Grating (Arrayed-Waveguide Grating의 경로 오차 측정을 위한 저 간섭 광원 간섭계)

  • Song, Young-Ki;Heo, Nam-Chun;Chung, Young-Chul
    • Korean Journal of Optics and Photonics
    • /
    • v.15 no.6
    • /
    • pp.539-546
    • /
    • 2004
  • An improved low coherence interferometer system and a new analysis method for the accurate measurement of the optical path difference error of an AWG (Arrayed-Waveguide Grating) are described. The use of software simplifies the experimental setup by eliminating the hardware (clock generator). In addition, the actual distances between the peak positions of the adjacent interference signals are calculated using interpolation methods. The wavelength transmission characteristics of the AWG are calculated assuming the measured phase errors. The calculated AWG characteristic is quite similar to the actual measurement result, confirming accuracy of the proposed measurement setup.