• Title/Summary/Keyword: logic simulation

Search Result 1,445, Processing Time 0.029 seconds

Performance Analysis and the Novel Optical Decoder Scheme for Optical CDMA System (광 CDMA를 위한 새로운 광복호기 설계와 성능분석)

  • 강태구;윤영설;최영완
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.7C
    • /
    • pp.712-722
    • /
    • 2002
  • We have investigated a novel optical decoder for a fiber-optic code division multiple access(CDMA) communication systems. The conventional optical encoder and decoder have the advantage of simple structure. However the number of users in the system is limited by the auto- and cross-correlation properties generated in decoding process. In previous studies, to improve the system performance, although they used an optical code that minimize the sidelobe and cross-correlation, could not yet find a novel methods for performance improvement in fiber-optic CDMA system. Thus, it is necessary to investigate the novel optical decode in order to improve the performance of system. In this paper, we schematize the AND gate logic element(AGLE) composed with 1$\times$2 or 1$\times$3 coupler and the optical thyristor and propose the novel optical decoder using K(weight) AGLE. The optical thyristor only passes the overlapped signal and clips other signals. Such a novel concept means that the optical thyristor can operate as a hard-limiter. We analyze the fiber-optic CDMA system using the novel optical decoder with simulation and is found that the novel optical decoder using the AGLE and optical thyristor excludes the sidelobe and cross-correlation intensity between any two sequences.

Forward Projection Using Fuzzy Logic in Axisymmetric Finite Element Simulation for Cold Forging (축대칭 냉간단조의 유한요소해석에서 퍼지로직을 이용한 전방투사법)

  • 정낙면;이낙규;양동열
    • Transactions of the Korean Society of Mechanical Engineers
    • /
    • v.16 no.8
    • /
    • pp.1468-1484
    • /
    • 1992
  • In the present paper forward projection is proposed as a new approach to determine the preform shape in rib-web type forging. In the forward projection technique an optimal billet is determined by applying some mathematical relationship between geometrical trials in the initial billet shape and the final products. In forward projection a volume difference between the desired product shape and the final computed shape obtained by the rigid-plastic finite element method is used as a measure of incomplete filling of working material in the die. At first linear inter-/extrapolation is employed to find a proper trial shape for the initial billet and the method is successfully applied to some cases of different aspect ratios of the initial billet. However, when the initial guesses are not sufficiently near the optimal value linear inter-/extrapolation does not render complete die filling. For more general application, a fuzzy system is used in the forward projection technique in order to determine the initial billet shape for rib-web type forging. It has been thus shown that the fuzzy system is more reliable for the preform design in the rib-web type forging process.

A Design of Viterbi Decoder by State Transition Double Detection Method for Mobile Communication (상태천이 이중검색방식의 이동통신용 Viterbi 디코더 설계)

  • 김용노;이상곤;정은택;류흥균
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.4
    • /
    • pp.712-720
    • /
    • 1994
  • In digital mobile communication systems, the convolutional coding is considered as the optimum error correcting scheme. Recently, the Viterbi algorithm is widely used for the decoding of convolutional code. Most Viterbi decoder has been proposed in conde rate R=1/2 or 2/3 with memory components (m) less than 3. which degrades the error correcting capability because of small code constraints (K). We consider the design method for typical code rate R=1/2, K=7(171,133) convolutional code with memory components, m=6. In this paper, a novel construction method is presented which combines maximum likelihood decoding with a state transition double detection and comparison method. And the designed circuit has the error-correcting capability of random 2 bit error. As the results of logic simulation, it is shown that the proposed Viterbi decoder exactly corrects 1 bit and 2 bit error signal.

  • PDF

Systolic Arrays for Lattice-Reduction-Aided MIMO Detection

  • Wang, Ni-Chun;Biglieri, Ezio;Yao, Kung
    • Journal of Communications and Networks
    • /
    • v.13 no.5
    • /
    • pp.481-493
    • /
    • 2011
  • Multiple-input multiple-output (MIMO) technology provides high data rate and enhanced quality of service for wireless communications. Since the benefits from MIMO result in a heavy computational load in detectors, the design of low-complexity suboptimum receivers is currently an active area of research. Lattice-reduction-aided detection (LRAD) has been shown to be an effective low-complexity method with near-maximum-likelihood performance. In this paper, we advocate the use of systolic array architectures for MIMO receivers, and in particular we exhibit one of them based on LRAD. The "Lenstra-Lenstra-Lov$\acute{a}$sz (LLL) lattice reduction algorithm" and the ensuing linear detections or successive spatial-interference cancellations can be located in the same array, which is considerably hardware-efficient. Since the conventional form of the LLL algorithm is not immediately suitable for parallel processing, two modified LLL algorithms are considered here for the systolic array. LLL algorithm with full-size reduction-LLL is one of the versions more suitable for parallel processing. Another variant is the all-swap lattice-reduction (ASLR) algorithm for complex-valued lattices, which processes all lattice basis vectors simultaneously within one iteration. Our novel systolic array can operate both algorithms with different external logic controls. In order to simplify the systolic array design, we replace the Lov$\acute{a}$sz condition in the definition of LLL-reduced lattice with the looser Siegel condition. Simulation results show that for LR-aided linear detections, the bit-error-rate performance is still maintained with this relaxation. Comparisons between the two algorithms in terms of bit-error-rate performance, and average field-programmable gate array processing time in the systolic array are made, which shows that ASLR is a better choice for a systolic architecture, especially for systems with a large number of antennas.

Design of the Call Admission Control System of the ATM Networks Using the Fuzzy Neural Networks (퍼지 신경망을 이용한 ATM망의 호 수락 제어 시스템의 설계)

  • Yoo, Jae-Taek;Kim, Choon-Seop;Kim, Yong-Woo;Kim, Young-Han;Lee, Kwang-Hyung
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.8
    • /
    • pp.2070-2079
    • /
    • 1997
  • In this paper, we proposed the FNCAC (fuzzy neural call admission control) scheme of the ATM networks which used the benefits of fuzzy logic controller and the learning abilities of the neural network to solve the call admission control problems. The new call in ATM networks is connected if QoS(quality of service) of the current calls is not affected due to the connection of a new call. The neural network CAC(call admission control) system is predictable system because the neural network is able to learn by the input/output pattern. We applied the fuzzy inference on the learning rate and momentum constant for improving the learning speed of the fuzzy neural network. The excellence of the proposed algorithm was verified using measurement of learning numbers in the traditional neural network method and fuzzy neural network method by simulation. We found that the learning speed of the FNCAC based on the fuzzy learning rules is 5 times faster than that of the CAC method based on the traditional neural network theory.

  • PDF

Implementation of a Hybrid Controller for Hydraulic Inverter Controller (유압식 인버터 제어기를 위한 하이브리드 제어기 구현)

  • 한권상;최병욱
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.7 no.1
    • /
    • pp.55-64
    • /
    • 2002
  • Due to the friction characteristics of cylinders and the rail of a passenger car, in the system actuated with hydraulic systems, there exist dead zones, which can not be controlled by a PID controller. In this paper, the friction characteristics of a cylinder is examined, which may cause the abrupt increase of the acceleration in the zero-crossing speed region. To overcome the drawbacks of a PID controlled hydraulic system, a zooming fuzzy logic controller is designed and finally an improved hybrid controller is Proposed. The proposed controller is composed of the PID controller and the zooming fuzzy controller. The effectiveness of the proposed control scheme is shown by simulation and experimental results, In which the proposed hybrid control method yields good control performance not only in the zero-crossing speed region but also In the overall control region including steady-state region.

A Rotor Position Estimation of Brushless DC Motors using Neutral Voltage Compensation Method (중성점전압보상 방식을 이용한 브러시리스직류전동기의 회전자위치 추정)

  • Song Joong-Ho
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.9 no.5
    • /
    • pp.491-497
    • /
    • 2004
  • This paper presents a new rotor position estimation method for brushless DC motors. It is clear that the estimation error of the rotor position provokes the phase shift angle misaligned between the phase current and the back-EMF waveforms, which causes torque ripple in brushless DC motor drives. Such an estimation error can be reduced with the help of the proposed neutral voltage-based estimation method that is structured in the form of a closed loop observer. A neutral voltage appearing during the normal mode of the inverter operation is found to be an observable and controllable measure, which can be dealt with for estimating an exact rotor position. This neutral voltage is obtained from the DC-link current, the switching logic, and the motor speed values. The proposed algorithm, which can be implemented easily by using a single DC-link current and the motor terminal voltage sensors, is verified by simulation and experiment results.

Development of Continuous Capture Test Architecture in the Boundary Scan (경계면스캔에서의 연속캡쳐 시험구조 개발)

  • Jhang, Young-Sig;Lee, Chang-Hee
    • The KIPS Transactions:PartA
    • /
    • v.16A no.2
    • /
    • pp.79-88
    • /
    • 2009
  • In boundary scan architecture, test stimuli are shifted in one at a time and applied to the on-chip system logic. The test results are captured into the BSR and are examined by subsequent shifting. In this paper, we developed a continuous capture test architecture and test procedure using TPG based on boundary scan is used to performance test. In this architecture, test patterns of TPG are applied to CUT with system clock rate, and response of CUT is continuously captured by CBSR(Continuous Capture Boundary Scan Register) at the same rate and the captured results is shifted to TDO at the same rate. The suggested a continuous capture test architecture and test procedure is simulated by Altera Max+Plus 10.0. The simulation results shows the accurate operation and effectiveness of the proposed test architecture and procedure.

Branch Prediction with Speculative History and Its Effective Recovery Method (분기 정보의 추측적 사용과 효율적 복구 기법)

  • Kwak, Jong-Wook
    • The KIPS Transactions:PartA
    • /
    • v.15A no.4
    • /
    • pp.217-226
    • /
    • 2008
  • Branch prediction accuracy is critical for system performance in modern microprocessor architectures. The use of speculative update branch history provides substantial accuracy improvement in branch prediction. However, speculative update branch history is the information about uncommitted branch instruction and thus it may hurts program correctness, in case of miss-speculative execution. Therefore, speculative update branch history requires suitable recovery mechanisms to provide program correctness as well as performance improvement. In this paper, we propose recovery logics for speculative update branch history. The proposed solutions are recovery logics for both global history and local history. In simulation results, our solution provides performance improvement up to 5.64%. In addition, it guarantees the program correctness and almost 90% of additional hardware overhead is reduced, compared to previous works.

A Fuzzy Back-EMF Observer for Sensorless Drive of BLDC Motor (브러시리스 전동기의 센서리스 구동을 위한 퍼지 역기전력 관측기)

  • Park, Byoung-Gun;Kim, Tae-Sung;Ryu, Ji-Su;Hyun, Dong-Seok
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.12 no.2
    • /
    • pp.157-164
    • /
    • 2007
  • In this paper, a novel sensorless drive for brushless DC (BLDC) motor using the fuzzy back-EMF observer is proposed to improve the performance of conventional sensorless drive methods. Existing sensorless drive methods of the BLDC motor have low performance at transients or low speed range and occasionally require additional circuits. To cope with these problems, the back-EMF of the BLDC motor must be precisely estimated by a fuzzy logic, which is suitable to estimate the back-EMF which has a trapezoidal shape. The proposed algorithm using fuzzy back-EMF observer can achieve robust control for the change of an external condition and continuously estimate position of the rotor at transients as well as at steady state. The superiority of the proposed algorithm is proved through the simulation compared with other sensorless drive methods.