• Title/Summary/Keyword: in-circuit test

Search Result 1,629, Processing Time 0.027 seconds

Design of Digital Calibration Circuit of Silicon Pressure Sensors (실리콘 압력 센서의 디지털 보정 회로의 설계)

  • Kim, Kyu-Chull
    • Journal of IKEEE
    • /
    • v.7 no.2 s.13
    • /
    • pp.245-252
    • /
    • 2003
  • We designed a silicon pressure sensor interface circuit with digital calibration capability. The interface circuit is composed of an analog section and a digital section. The analog section amplifies the weak signal from the sensor and the digital section handles the calibration function and communication function between the chip and outside microcontroller that controls the calibration. The digital section is composed of I2C serial interface, memory, trimming register and controller. The I2C serial interface is optimized to suit the need of on-chip silicon microsensor in terms of number of IO pins and silicon area. The major part of the design is to build a controller circuit that implements the optimized I2C protocol. The designed chip was fabricated through IDEC's MPW. We also made a test board and the test result showed that the chip performs the digital calibration function very well as expected.

  • PDF

Start-up circuit with wide supply swing voltage range and modified power-up characteristic for bandgap reference voltage generator. (넓은 전압 범위와 개선된 파워-업 특성을 가지는 밴드갭 기준전압 발생기의 스타트-업 회로)

  • Sung, Kwang-Young;Kim, Jong-Hee;Kim, Tae-Ho;Vu, Cao Tuan;Lee, Jae-Hyung;Lim, Gyu-Ho;Park, Mu-Hum;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.8
    • /
    • pp.1544-1551
    • /
    • 2007
  • A start-up circuit of the bandgap reference voltage generator of cascode current mirror type with wide operating voltage range and enhanced power-up characteristics is proposed in the paper. It is confirmed by simulation that the newly proposed start-up circuit does not affect the operation of the bandgap reference voltage generatory even though the supply voltage(VDDA) is higher and has more stable power-up characteristic than the conventional start-up circuit. Test chips are designed and fabricated with $0.18{\mu}m$ tripple well CMOS process and their test has been completed. The mean value of measured the reference voltage(Vref) is 738mV and The three sigma value($3{\sigma}$) is 29.88mV.

An investigation Study of Electromagnetic Compatibility for Power Module (전원모듈의 전자파 적합성(EMC) 특성 분석)

  • Chae, Gyoo-Soo
    • Journal of the Korea Convergence Society
    • /
    • v.7 no.6
    • /
    • pp.23-28
    • /
    • 2016
  • In this study, an investigation study on EMC(Electromagnetic Compatibility) is presented for power converter circuit. A DC-DC power converter circuit using LT3652 chip is designed and fabricated. The simulation results using ANSYS SIwave for far field radiation and unwanted emissions are presented. To minimize the unwanted emissions, we design a optimized circuit by using capacitors and ground posts. The conducted and radiation emissions are measured in the EMC test chamber based on standardized testing procedures of CISPR 22. The measured EMI emission values for a power converter circuit are presented and compared with the original circuit. The results show that the unwanted emissions from the circuit are tremendously diminished due to the applied EMI reduction techniques. The results proposed here can be usefully applied on designing power converter modules.

The Implementation on the Traffic Signal Control Equipment of Intelligence Type Using the PLC (PLC를 사용한 지능형 교통 신호 제어 설비 구현)

  • 김태성;위성동
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.11 no.1
    • /
    • pp.74-81
    • /
    • 1998
  • It is not good joint that today's traffic control system that the course of traffic volume increase tendency is followed, in the traffic volume is approched into the time of my car. Accordingly when we analyzed the existing traffic signal control system, the traffic signal system is developed from the machine type that the motor was centered, to get up to date, to the intelligence electron signal control system. But yet, when we have a test and a A/S on the control circuit, the circuit that is designed to the center IC and ROM are complicated. Also, the time of pass lamp that the car line stream is going, can not extended automatically a time till the traffic volume is decreased to the same direction. This theme must be a real time intelligence control system that the time of pass lamp can extend aumatically. The circuit of sequence ladder diagram on the traffic signal control of a crossroads that is desinged, can be satisfied the complicated vehicle order. Therefore when the circuit is changed, the new developed system is economical with that dosen't needs any of components to require the circuit equipment, and the time is saved with needlessness of the circuit wiring again, and have a much trustworthy. The control method of pass signal lamp in the car line stream connecting among PLC and Relay and Temp Sensor, can be changed to hand operation and to semi-automation and to all-automation. New intelligence traffic signal system is composed with all-together system of T Sensor + Video Camera + IBM PC that is able to guiding the establishment of traffic order.

  • PDF

Efficient Path Delay Testing Using Scan Justification

  • Huh, Kyung-Hoi;Kang, Yong-Seok;Kang, Sung-Ho
    • ETRI Journal
    • /
    • v.25 no.3
    • /
    • pp.187-194
    • /
    • 2003
  • Delay testing has become an area of focus in the field of digital circuits as the speed and density of circuits have greatly improved. This paper proposes a new scan flip-flop and test algorithm to overcome some of the problems in delay testing. In the proposed test algorithm, the second test pattern is generated by scan justification, and the first test pattern is processed by functional justification. In the conventional functional justification, it is hard to generate the proper second test pattern because it uses a combinational circuit for the pattern. The proposed scan justification has the advantage of easily generating the second test pattern by direct justification from the scan. To implement our scheme, we devised a new scan in which the slave latch is bypassed by an additional latch to allow the slave to hold its state while a new pattern is scanned in. Experimental results on ISCAS'89 benchmark circuits show that the number of testable paths can be increased by about 45 % over the conventional functional justification.

  • PDF

A Method on Improving the Efficiency of Random Testing for VLSI Test Cost Reduction (반도체 테스트 비용 절감을 위한 랜덤 테스트 효율성 향상 기법)

  • Sungjae Lee;Sangseok Lee;Jin-Ho Ahn
    • Journal of the Semiconductor & Display Technology
    • /
    • v.22 no.1
    • /
    • pp.49-53
    • /
    • 2023
  • In this paper, we propose an antirandom pattern-based test method considering power consumption to compensate for the problem that the fault coverage through random test decreases or the test time increases significantly when the DUT circuit structure is complex or large. In the proposed method, a group unit test pattern generation process and rearrangement process are added to improve the problems of long calculation time and high-power consumption, which are disadvantages of the previous antirandom test.

  • PDF

Developement of Radiation Measuring System using Wireless Communication (무선통신을 이용한 방사선측정 시스템 개발)

  • Lee, Bong-Jae;Chang, Si-Young
    • Journal of Radiation Protection and Research
    • /
    • v.20 no.2
    • /
    • pp.85-95
    • /
    • 1995
  • Radiation measuring system using wireless communication method with single channel has been diveloped and tested. In this system, radiation signals from GM tube are transformed into digital pulses in pulse processing circuit and modulated in FSK (frequency shift keying) circuit for digital communication and then wirelessly transmitted to a receiving unit. The digital pulses received are then demodulated in FSK circuit and converted into radiation dose/dose rate in the data acquisition unit to display on the screen of a personal computer. The performance of this system was evaluated by using both a pulse generator and a standard radiation source(Cs-137). In both cases, digital pulses with 5V were observed in pulse processing circuit without distortion of their shape through wireless communication system. The experimental results of radiation measurement by this system after several test-irradiation of GM detector to a standard radiation source(Cs-137), showed good agreement with irradiation dose rate within 10% difference, and proved that this system could be effectively utillized as radiation measuring instrument. It is expected that this wireless radiation measuring system developed for the first time in Korea, can be used as a radiation monitor as well as a personal dosimeter if we can further improve this system to adopt wireless multichannel communication system.

  • PDF

A Capacitor Charging Power Supply(CCPS) using Dead Time Control Circuit for Stable High Repetition (안정적 고반복을 위한 지연시간 제어회로가 적용된 커패시터 충전용 전원장치)

  • Lim, Tae Hyun;Hwang, Sun Mook;Kook, Jeong Hyeon;Yim, Dong Woo
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.66 no.1
    • /
    • pp.55-60
    • /
    • 2017
  • Capacitor Charging Power Supply(CCPS) is one of the most important components of a pulsed power system. The CCPS is widely used in source of lasers, accelerators and plasma generators. This paper presents design of a dead time control circuit and operation characteristics for stable high repetition rate of high voltage CCPS. The CCPS consists of battery, high voltage transformer and controller with a dead time control circuit. A dead time control circuit was simulated by PSpice. The performance test of the CCPS was carried out with a 7[nF] load capacitor at output voltage of 50[kV] and a pulse repetition frequency of 100[Hz]. As a result, we can verify that charging and discharging waveform is stable at 100[Hz]. The experiment results indicate that 3[ms] dead time made it possible for stable high repetition rate of 100[Hz]. This paper paves the way for designing an advanced CCPS which is more applicable outside experiments.

Parameter Optimization for Vibration Control of a Cantilever Beam Using Piezoelectric Shunt Damping System (압전분기회로를 이용한 보 구조물의 진동제어 파라미터 최적화 해석)

  • Lim K.C.;Cho D.S.;Park W.C.;Kee C.D.
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2005.10a
    • /
    • pp.918-921
    • /
    • 2005
  • According to the mechanical-electrical coupling characteristics and the electrical Impedance property of resistor-inductor-capacitor(RLC) series resonant circuit, the mechanical impedance analysis of a bimorph piezoceramic patch shunted with a series RLC resonant circuit is conducted. The displacement transfer function of a cantilever beam bonded with a piezoelectric shunt damping module is deduced in the case of single mode vibration of the beam. By the use of vibration damping theory of tuned mass damper system, the parameter optimization of piezoelectric shunt damping system is performed. The optimal resonant state of the shunting circuit can be obtained when the resister and conductor are optimally adjusted. Test results show that the vibration control effect as well improved with optimized piezoelectric shunt system.

  • PDF

Effects of Circuit Aerobic Exercise on Gait Endurance and Pulmonary Function in Patients after Chronic Stroke (순환식 유산소운동이 만성 뇌졸중 환자의 폐 기능 및 보행 지구력에 미치는 영향)

  • Park, Jong-June;Choi, Yoon-Hee;Cha, Yong-Jun
    • Journal of the Korean Society of Physical Medicine
    • /
    • v.11 no.4
    • /
    • pp.33-39
    • /
    • 2016
  • PURPOSE: The purpose of this study was to investigate whether a circuit aerobic exercise program positively affects pulmonary function and gait endurance in chronic stroke patients. METHODS: Twenty-four chronic stroke patients were allocated equally and randomly to an experimental group (n=12) or a control group (n=12). All participants received 60 minutes of comprehensive rehabilitation treatment, the experimental group additionally performed a circuit aerobic exercise for 30 minutes, while the control group additionally performed a general aerobic exercise, i.e., gait training on the treadmill for 30 minutes. These 30-minute exercise sessions were held three times per week for six weeks. Pulmonary function was assessed using forced vital capacity (FVC), forced expiratory volume in one second (FEV1), and maximal voluntary ventilation (MVV), and gait endurance was assessed using the 6-minute walk test (6MWT). RESULTS: In the both groups, FVC, FEV1, MVV, and 6MWT were significantly increased after training. Members of the experimental group showed significant improvements in FVC, FEV1, and MVV, and significantly greater improvements than controls (p<.05). However, 6MWT improvements were not significantly different in the two groups (p>.05). CONCLUSION: The devised circuit aerobic exercise program offers an effective rehabilitation aerobic exercise for improving pulmonary function and gait endurance in patients after chronic stroke.