• Title/Summary/Keyword: implementation algorithm

Search Result 4,233, Processing Time 0.029 seconds

A Study on the Implementation of Connected-Digit Recognition System and Changes of its Performance (연결 숫자음 인식 시스템의 구현과 성능 변화)

  • Yun Young-Sun;Park Yoon-Sang;Chae Yi-Geun
    • MALSORI
    • /
    • no.45
    • /
    • pp.47-61
    • /
    • 2003
  • In this paper, we consider the implementation of connected digit recognition system and the several approaches to improve its performance. To implement efficiently the fixed or variable length digit recognition system, finite state network (FSN) is required. We merge the word network algorithm that implements the FSN with one pass dynamic programming search algorithm that is used for general speech recognition system for fast search. To find the efficient modeling of digit recognition system, we perform some experiments along the various conditions to affect the performance and summarize the results.

  • PDF

GA-Based Fuzzy Control of Pseudo-2 Axes Robot Module (Pseudo-2축 로봇 모듈의 유전 알고리즘에 근거한 퍼지 제어)

  • 신승호;유영선;강희준
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.15 no.1
    • /
    • pp.35-42
    • /
    • 1998
  • This paper presents the introduction of Pseudo-2 axes robot module and its GA-based fuzzy control implementation. Pseudo-2 axes robot module which use a single motor and controller for driving 2 joints of a robot mechanism, is devised towards a lower priced robot with its degree of freedom maintained GA-based Fuzzy controller is considered for the better control implementation of the developed system than the conventional PID controller. Here. the scaling factors of the membership function with high fitness values are selected using a genetic algorithm for a pulse-type input trajectory. The obtained controller also shows better trajectory tracking performance than a PID controller.

  • PDF

Multichannel Blind Equalization using Multistep Prediction and Adaptive Implementation

  • Ahn, Kyung-Seung;Hwang, Ho-Sun;Hwang, Tae-Jin;Baik, Heung-Ki
    • Proceedings of the IEEK Conference
    • /
    • 2001.06a
    • /
    • pp.69-72
    • /
    • 2001
  • Blind equalization of transmission channel is important in communication areas and signal processing applications because it does not need training sequence, nor does it require a priori channel information. Recently, Tong et al. proposed solutions for this problem exploit the diversity induced by antenna array or time oversampling, leading to the second order statistics techniques, fur example, subspace method, prediction error method, and so on. The linear prediction error method is perhaps the most attractive in practice due to the insensitive to blind equalizer length mismatch as well as for its simple adaptive filter implementation. Unfortunately, the previous one-step prediction error method is known to be limited in arbitrary delay. In this paper, we induce the optimal delay, and propose the adaptive blind equalizer with multi-step linear prediction using RLS-type algorithm. Simulation results are presented to demonstrate the proposed algorithm and to compare it with existing algorithms.

  • PDF

Development of an MPEG-4 AAC encoder of low implementation complexity (낮은 연산 부담을 갖는 MPEG-4 AAC 인코더 개발에 관한 연구)

  • 김병일;김동환;장태규;장흥엽
    • Proceedings of the IEEK Conference
    • /
    • 2003.07e
    • /
    • pp.2467-2470
    • /
    • 2003
  • This paper presents a new structure of MPEG-4 AAC encoder. The proposed encoder directly shapes quantization noise distribution according to the energy distribution curve and thereafter performs adjustment of the offset level of the noise distribution to meet the given bit rate. The direct noise shaping and the bit rate matching scheme of the proposed encoder algorithm significantly alleviate the problem of conventional encoder's processing burden related with the employment of the precise psychoacoustic model and iteration intensive quantizer. The encoder algorithm is implemented on ARM processor with fixed-feint arithmetic operations. The audio quality of the implemented system is observed comparable to those of commercially available encoders, white the complexity of the implementation is drastically reduced in comparison to the conventional encoder systems.

  • PDF

A Study of a Secure Channel Implementation on the Military Computer Network (국방망 보안채널 구현에 관한 연구)

  • Lee, Jun
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.11 no.3
    • /
    • pp.106-114
    • /
    • 2008
  • In this paper we suggest a protocol and an algorithm which connect a secure channel between a server and a client over a TCP layer. To make key exchange time the most quickly, the protocol adopts ECC Diffie Hellman(ECCDH) algorithm. And the protocol does not use Hello message for key exchanges and state changes. We also implement this protocol over an open TCP/IP program and check the secure channel connecting time over the military computer network. The suggested protocol could be practically used on the military computer network without a hardware implementation.

A Study about Implementation of Object Tracking on FPGA (물체추적을 위한 FPGA 구현에 대한 연구)

  • Yang, Chan-Woo;Kim, Dong-Hun;Shin, Yun-Soo;Ko, Kwang-Cheol
    • Proceedings of the KIEE Conference
    • /
    • 2002.11c
    • /
    • pp.525-528
    • /
    • 2002
  • This study describes an implementation of object tracking algorithm on FPGA. The global system detect the zone there is more motion in, attending to the generated optical flow, and centers its attention to it to improve the details In this case, To obtain image in Camera, Image aquisition board make use of SAA7113 Video Input processor and algorithm is applied to motion estimation and difference picture. Also, This work can be applied kalman filter to reliability of tracking.

  • PDF

Design and Implementation of JPEG Image Display Board Using FFGA (FPGA를 이용한 JPEG Image Display Board 설계 및 구현)

  • Kwon Byong-Heon;Seo Burm-Suk
    • Journal of Digital Contents Society
    • /
    • v.6 no.3
    • /
    • pp.169-174
    • /
    • 2005
  • In this paper we propose efficient design and implementation of JPEG image display board that can display JPEG image on TV. we used NAND Flash Memory to save the compressed JPEG bit stream and video encoder to display the decoded JPEG mage on TV. Also we convert YCbCr to RGB to super impose character on JPEG image. The designed B/D is implemented using FPGA.

  • PDF

Implementation of Non-Contact Gesture Recognition System Using Proximity-based Sensors

  • Lee, Kwangjae
    • Journal of the Semiconductor & Display Technology
    • /
    • v.19 no.3
    • /
    • pp.106-111
    • /
    • 2020
  • In this paper, we propose the non-contact gesture recognition system and algorithm using proximity-based sensors. The system uses four IR receiving photodiode embedded on a single chip and an IR LED for small area. The goal of this paper is to use the proposed algorithm to solve the problem associated with bringing the four IR receivers close to each other and to implement a gesture sensor capable of recognizing eight directional gestures from a distance of 10cm and above. The proposed system was implemented on a FPGA board using Verilog HDL with Android host board. As a result of the implementation, a 2-D swipe gesture of fingers and palms of 3cm and 15cm width was recognized, and a recognition rate of more than 97% was achieved under various conditions. The proposed system is a low-power and non-contact HMI system that recognizes a simple but accurate motion. It can be used as an auxiliary interface to use simple functions such as calls, music, and games for portable devices using batteries.

Implementation of Lattice Reduction-aided Detector using GPU on SDR System (SDR 시스템에서 GPU를 사용한 Lattice Reduction-aided 검출기 구현)

  • Kim, Tae Hyun;Leem, Hyun Seok;Choi, Seung Won
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.7 no.3
    • /
    • pp.55-61
    • /
    • 2011
  • This paper presents an implementation of Lattice Reduction (LR)-aided detector for Multiple-Input Multiple-Output (MIMO) system using Graphics Processing Unit (GPU). GPU is a parallel processor which has a number of Arithmetic Logic Units (ALUs), thus, it can minimize the operation time of LR algorithm through the parallelization using multiple threads in the GPU. Through the implemented LR-aided detector, we verify that the LR-aided detector operates a lot faster than Maximum Likelihood (ML) detector. The implemented LR-aided detector has been applied to WiMAX system to show the feasibility of its real-time processing. In addition, we demonstrate that the processing time can be reduced at the cost of 3dB SNR loss by limiting the repeating loop in Lenstra-Lenstra-Lovasz (LLL) algorithm which is frequently used in LR-aided detector.

Fast Implementation of a 128bit AES Block Cipher Algorithm OCB Mode Using a High Performance DSP

  • Kim, Hyo-Won;Kim, Su-Hyun;Kang, Sun;Chang, Tae-Joo
    • Journal of Ubiquitous Convergence Technology
    • /
    • v.2 no.1
    • /
    • pp.12-17
    • /
    • 2008
  • In this paper, the 128bit AES block cipher algorithm OCB (Offset Code Book) mode for privacy and authenticity of high speed packet data was efficiently designed in C language level and was optimized to support the required capacity of contents server using high performance DSP. It is known that OCB mode is about two times faster than CBC-MAC mode. As an experimental result, the encryption / decryption speed of the implemented block cipher was 308Mbps, 311 Mbps respectively at 1GHz clock speed, which is 50% faster than a general design with 3.5% more memory usage.

  • PDF