• Journal of Information Display
• /
• v.6 no.2
• /
• pp.16-18
• /
• 2005

Hybrid insulator pentacene thin film transistors (TFTs) are fabricated with thermally grown oxide and cross-linked polyvinylalcohol (PVA) including surface treatment by dilute ploymethylmethacrylate (PMMA) layer on $n^+$ doped silicon wafer. Through the optimization of $SiO_2$ layer thickness in hybrid insulator structure, carrier mobility is increased to more than 35 times than that of the TFT which has only a gate insulator of $SiO_2$ at the same electric field. The carrier mobility of $1.80cm^2$/V-s, subthreshold swing of 1.81 V/decade, and $I_{on}/I_{off}$ current ratio> $1.10{\times}10^5$ are obtained less than -30 V bias condition. The result is one of the best reported performances of pentacene TFTs with hybrid insulator including cross-linked PVA layer as a gate insulator at relatively low voltage operation.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07b
• /
• pp.1291-1293
• /
• 2005

Hybrid insulator pentacene thin film transistors (TFTs) were fabricated with thermally grown oxide and cross-linked polyvinylalcohol (PVA) including surface treatment by dilute ploymethylmethacrylate (PMMA) layers on $n^+$ doped silicon wafer. Through the optimization of $SiO_2$ layer thickness in hybrid insulator structure, carrier mobility was increased to above 35 times than that of the TFT only with the gate insulator of $SiO_2$ at the same transverse electric field. The carrier mobility of 1.80 $cm^2$/V-s, subthreshold swing of 1.81 V/decade, and $I_{on}$/ $I_{off}$ current ratio > 1.10 × $10^5$ were obtained at low bias (less than -30 V) condition. The result is one of the best reported performances of pentacne TFTs with hybrid insulator including cross-linked PVA material at low voltage operation.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.22 no.12
• /
• pp.1009-1013
• /
• 2009

In this study, we have been synthesized the dielectric layer using pure organic and organic-inorganic hybrid precursor on flexible substrate for improving of the organic thin film transistors (OTFTs) and, design and fabrication of organic thin-film transistors (OTFTs) using small-molecule organic semiconductors with pentacene as the active layer with record device performance. In this work OTFT test structures fabricated on polymerized substrates were utilized to provide a convenient substrate, gate contact, and gate insulator for the processing and characterization of organic materials and their transistors. By an adhesion development between gate metal and PI substrate, a PI film was treated using $O_2$ and $N_2$ gas. The best peel strength of PI film is 109.07 gf/mm. Also, we have studied the electric characteristics of pentacene field-effect transistors with the polymer gate-dielectrics such as cyclohexane and hybrid (cyclohexane+TEOS). The transistors with cyclohexane gate-dielectric has higher field-effect mobility, $\mu_{FET}=0.84\;cm^2/v_s$, and smaller threshold voltage, $V_T=-6.8\;V$, compared with the transistor with hybrid gate-dielectric.

• Progress in Superconductivity and Cryogenics
• /
• v.21 no.1
• /
• pp.6-9
• /
• 2019

Developing a gate-tunable, scalable, and topologically-protectable supercurrent qubit and integrating it into a quantum circuit are crucial for applications in the fields of quantum information technology and topological phenomena. Here we propose that the nano-hybrid supercurrent transistors, a superconducting quantum analogue of a transistor, made of topological insulator nanowire would be a promising platform for unprecedented control of both the supercurrent magnitude and the current-phase relation by applying a voltage on a gate electrode. We believe that our experimental design will help probing Majorana state in topological insulator nanowire and establishing a solid-state platform for topological supercurrent qubit.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.33 no.4
• /
• pp.286-290
• /
• 2020

The formation of inorganic thin films in low-temperature solution processes is necessary for a wide range of commercial applications of organic electronic devices. Aluminum oxide thin films can be utilized as barrier films that prevent the deterioration of an electronic device due to moisture and oxygen in the air. In addition, they can be used as the gate insulating layers of a thin film transistor. In this study, aluminum oxide thin film were formed using two methods simultaneously, a thermal process and the DUV process, and the properties of the thin films were compared. The result of converting aluminum nitrate hydrate to aluminum oxide through a hybrid process using a thermal treatment and DUV was confirmed by XPS measurements. A film-based a-IGZO TFT was fabricated using the formed inorganic thin film as a gate insulating film to confirm its properties.

• Journal of the Semiconductor & Display Technology
• /
• v.5 no.1 s.14
• /
• pp.21-25
• /
• 2006

To improve the performance of organic thin film transistor, we investigated the properties of gate insulator's surface according to the leakage current by I-V measurement. The surface was treated by the dilute n-octadecyltrichlorosilane solution. The alkyl group of n-octadecyltrichlorosilane induced the electron tunneling and the electron tunneling current caused the breakdown at high electric field, consequently shifting the breakdown voltage. The 0.5% sample with an electron-rich group was found to have a large leakage current and a low barrier height because of the effect of an energy barrier lowered by, thermionic current, which is called the Schottky contact. The surface properties of the insulator were analyzed by I-V measurement using the effect of Poole-Frankel emission.

• Proceedings of the IEEK Conference
• /
• 2004.08c
• /
• pp.482-485
• /
• 2004

We fabricated a hybrid bulk/fully depleted silicon on insulator (FDSOI) complementary metal oxide semiconductor (CMOS) active pixel image sensor. The active pixel is comprised of reset and source follower transistors on the SOI seed wafer, while the pinned photodiode and readout gate and floating diffusion are fabricated on the SOI handle wafer after the removal of the buried oxide. The source of dark current is eliminated by hybrid bulk/FDSOI pixel structure between localized oxidation of silicon (LOCOS) and photodiode(PD). By using the low noise hybrid pixel structure, dark currents qm be suppressed significantly. The pinned photodiode can also be optimized for quantum efficiency and reduce the noise of dark current. The spectral response of the pinned photodiode on the SOI handle wafer is very flat between 400 nm and 700 nm and the dark current that is higher than desired is about 10 nA/cm2 at a $V_{DD}$ of 2 V.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2008.11a
• /
• pp.73-73
• /
• 2008

LCD, OLED 등의 평판디스플레이와 RFID tag, smart card 등의 구동 소자 등 넓은 산업 분야에 적용하기 위하여 PVP 유기물과 병합된 ZnO 산화물을 이용하여 차세대 박막트랜지스터의 제작 공정과 전기적 특성을 조사하였다. 또한 제작된 박막트랜지스터의 전기적 특성을 향상시키기 위하여 유, 무기 박막의 특성을 분석하고, $O_2$ plasma 처리를 통하여 유-무기 박막간 계면 접합력 및 계면 효과의 변화특성이 OITFT 특성에 미치는 영향을 조사하였다.