• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.34 no.11
• /
• pp.1757-1763
• /
• 2010

Flywheel energy storage system (FESS) is defined as a high speed rotating flywheel system that can save surplus electric power. The FESS is proposed as an efficient energy storage system because it can accumulate a large amount of energy when it is operated at a high rotating speed and no mechanical problems are encountered. The FESS consists of a shaft, flywheel, motor/generator, bearings, and case. It is difficult to simulate rotor dynamics using common structure simulation programs because these programs are based on the 3D model and complex input rotating conditions. Therefore, in this paper, a program for the FESS based on the 2D FEM was developed. The 2D FEM can model easier than 3D, and it can present the multi-layer rotor with different material each other. Stiffness changing of the shaft caused by shrink fitting of the hub can be inputted to get clear solving results. The results obtained using the program were compared with those obtained using the common programs to determine any errors.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.35 no.1
• /
• pp.44-49
• /
• 2022

In this paper, we investigated current (I)- and voltage (V)-sweeping properties in a double-stack structure, Ge₂Sb₂Te₅/Ti/W-doped Ge₈Sb₂Te₁₁, a candidate medium for applications to multilevel phase-change memory. 200-nm-thick and W-doped Ge₂Sb₂Te₅ and W-doped Ge₈Sb₂Te₁₁ films were deposited on p-type Si(100) substrate using magnetron sputtering system, and the sheet resistance was measured using 4 point-probe method. The sheet resistance of amorphous-phase W-doped Ge₈Sb₂Te₁₁ film was about 1 order larger than that of Ge₂Sb₂Te₅ film. The I- and V-sweeping properties were measured using sourcemeter, pulse generator, and digital multimeter. The speed of amorphous-to-multilevel crystallization was evaluated from a graph of resistance vs. pulse duration (t) at a fixed applied voltage (12 V). All the double-stack cells exhibited a two-step phase change process with the multilevel memory states of high-middle-low resistance (HR-MR-LR). In particular, the stable MR state is required to guarantee the reliability of the multilevel phase-change memory. For the Ge₂Sb₂Te₅ (150 nm)/Ti (20 nm)/W-Ge₈Sb₂Te₁₁ (50 nm), the phase transformations of HR→MR and MR→LR were observed at t<30ns and t<65ns, respectively. We believe that a high speed and stable multilevel phase-change memory can be optimized by the double-stack structure of proper Ge-Sb-Te films separated by a barrier metal (Ti).

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.13 no.12
• /
• pp.5647-5654
• /
• 2012

In this paper, we developed an electro impedance spectroscopy (EIS) device, which are primarily used for the analysis of fuel cells or batteries, to widen its coverage to the next generation super capacitor EDLC characterization. The developed system was composed of a signal generator that can generate various signal patterns, a potentiostatic generator, and a high speed digital filter for signal processing and measurement program. The developed system is portable, which is not only suitable laboratory use but also for mass production line. The special features of the system include a patterned output signal from 0.01 to 20 kHz, and a fast Fourier transform (FFT) analysis of current signals, both of which are acquired simultaneously. Our tests showed similar results after comparing the analysis from our newly-developed device showing the characteristics of EDLC complex impedance and the analysis from an equivalent impedance which was applied to an equivalent circuit. Now, we can expect a fast inspection time from the application of the present system to the super capacitor production line, based on time-varying changes in electrochemical impedance.

• Journal of Navigation and Port Research
• /
• v.42 no.6
• /
• pp.437-445
• /
• 2018

IMO (International Maritime Organization) has been strengthening the regulations of ship emission gas such as sulfur oxides (SOX), nitrogen oxides (NOX) and carbon dioxides (CO2) to protect the marine environment. Especially, ECA (Emission Control Area) has been set and operated in the USA and US. As a countermeasure against these environmental regulations, the demand for environmentally, friendly and highly efficient vessels has led to a growing interest in technology related research with respect to electric propulsion systems capable of reducing exhaust gas. Container ships were excluded from the application coverage of the electric propulsion systems for reasons of operation at economical speed. However, in the future, the need for electric propulsion system is expected to rise, because it is easy to monitor and control so that it can be an applicate to smart ship which are represented by fourth industrial revolution technology. In this study, research was carried out to design a generator and battery capacity through the load analysis of the 6,800TEU container ship to apply the electric propulsion system of the container ship. A capacity design based on the load analysis has an advantage that the generator can be operated in a high efficiency section through the load distribution control using the battery.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.40 no.9
• /
• pp.1693-1698
• /
• 2015

This paper proposed a PFM(pulse-frequency modulator) boost converter which has dual pulse-width. The PFM boost converter is composed of BGR(band gap voltage reference generating circuit), voltage reference generating circuit, soft-start circuit, error amplifier, high-speed comparator, inductor current sensing circuit and pulse-width generator. Converter has different inductor peak current so it has wider load current range and smaller output voltage ripple. Proposed PFM boost converter generates 18V output voltage with input voltage of 3.7V and it has load current range of 0.1~300mA. Simulation results show 0.43% output voltage ripple at ligh load mode and 0.79% output voltage ripple at heavy load mode. Converter has efficiency 85% at light lode mode and it has maximum 86.4% at 20mA load current.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.35 no.1
• /
• pp.11-15
• /
• 2011

In this paper, a methodology for the power control of a wind turbine, which is the variable-speed and variable-pitch (VSVP) control system, is introduced. This control methodology maximizes the capability of the turbine to extract maximum power from the wind in the regions with low wind speeds. Further, it regulates the wind-turbine power as the rated power in the case of the regions with high wind speeds. A simple drive train model is used to design the VSVP control system. The methodology for VSVP control is mechanized by controlling the generator torque and blade pitch. Finally, some simulation results for the VSVP control to a MW wind turbine are discussed in this paper.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.10 no.3
• /
• pp.206-212
• /
• 2017

Induction motor torque is the reactive power is needed which corresponds to the exciting current to generate the magnetic flux as the product of current and flux. For use in the method of supplying the required reactive power to the induction motor power factor correction apparatus using a lot of ways to supply in place of the power supply side, when using a power factor compensation device can reduce the apparent power, the power factor can be improved. However, the distance to the emergency generator transformers or motors from the motor capacity is smaller but short and difficult to maneuver the theory and practice of the operating characteristics of the starting characteristics of the motor used a lot of large industrial plants were measured and analyzed. Therefore, this study investigated the motor starting Analysis and interpretation for the relationship with the large motor starting torque and speed during motor starting.

• Journal of Korea Multimedia Society
• /
• v.8 no.11
• /
• pp.1556-1564
• /
• 2005

Various optimization techniques are deployed in the compilation process of a source program for improving the program's execution speed and reducing the size of the source code. Of the optimization pattern matching techniques, the string pattern matching technique involves finding an optimal pattern that corresponds to the intermediate code. However, it is deemed inefficient due to excessive time required for optimized pattern search. The tree matching pattern technique can result in many redundant comparisons for pattern determination, and there is also the disadvantage of high cost involved in constructing a code tree. The objective of this paper is to propose a table-driven code optimizer using the DFA(Deterministic Finite Automata) optimization table to overcome the shortcomings of existing optimization techniques. Unlike other techniques, this is an efficient method of implementing an optimizer that is constructed with the deterministic automata, which determines the final pattern, refuting the pattern selection cost and expediting the pattern search process.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.39 no.1
• /
• pp.66-75
• /
• 2002

For the theoretical performance analysis of Viterbi Decoder for wireless LAN with data rate 12Mbps, code rate 1/2 and constraint length 7 defined in IEEE 802.11a, the transfer function is derived using Cramer's rule and the first-event error probability and bit error probability is derived under the AWGN. In the design process, input symbol is quantized into 16 steps for 4 bit soft decision and register exchange method instead of memory method is proposed for trace back, which enables the majority at the final decision stage. In the implementation, the Viterbi decoder based on parallel architecture with pipelined scheme for processing 12Mbps high speed data rate and AWGN generator are implemented using FPGA chips. And then its performance is verified in real time.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.17 no.6
• /
• pp.51-57
• /
• 2017

In this paper, we designed a frequency synthesizer using DDS (Direct Digital Synthesizer) for Ka-band compact Radar. DDS is applied to generate various waveform and to cover high-speed frequency sweep. In order to reduce size, waveform generator and Ka band frequency up-converter are integrated in one module. Proposed frequency synthesizer provides LFM(Linear Frequency Modulation) waveform and Phase modulated FMCW (Frequency Modulation Continuous Wave) waveform. It is observed that fabricated synthesizer performs $0.191{\mu}sec$ frequency switching time and -89.16 dBc/Hz phase noise at offset 1 kHz.