• Title/Summary/Keyword: harmonic currents

Search Result 343, Processing Time 0.107 seconds

Carrier Phase-Shift PWM to Reduce Common-Mode Voltage for Three-Level T-Type NPC Inverters

  • Nguyen, Tuyen D.;Phan, Dzung Quoc;Dao, Dat Ngoc;Lee, Hong-Hee
    • Journal of Power Electronics
    • /
    • v.14 no.6
    • /
    • pp.1197-1207
    • /
    • 2014
  • Common-mode voltage (CMV) causes overvoltage stress to winding insulation and damages AC motors. CMV with high dv/dt causes leakage currents, which create noise problems for equipment installed near the converter. This study proposes a new pulse-width modulation (PWM) strategy for three-level T-type NPC inverters. This strategy substantially eliminates CMV. The principle for selecting suitable triangle carrier signals for the three-level T-type NPC is described. The proposed method can mitigate the peak value of CMV by 50% compared with the phase disposition pulse-width modulation method. Furthermore, the proposed method exhibits better harmonic spectrum and lower root mean square value for the CMV than those of the reduced-CMV method on the basis of the phase opposition disposition PWM scheme with modulation index higher than 0.5. The proposed modulation can easily be implemented using software without any additional hardware modifications. Both simulation and experimental results demonstrate that the proposed carrier phase-shift PWM method has good output waveform performance and reduces CMV.

A Novel Topology Structure and Control Method of High-Voltage Converter for High-Input-Voltage Applications

  • Song, Chun-Wei;Zhao, Rong-Xiang;Zhang, Hao
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • v.1 no.2
    • /
    • pp.79-84
    • /
    • 2012
  • In this paper, a three-phase high-voltage converter (HVC), in which the main structure of each phase is composed of a cascaded PWM rectifier (CPR) and cascaded inverter (CI), is studied. A high-voltage grid is the input of the HVC. In order to ensure proper operation of the HVC, the control method should achieve output voltage sharing (OVS) among the rectifiers in the CPR, OVS among the inverters in the CI, and high power factor. Master-slave direct-current control (MDCC) is used to control the CPR. The ability of the control system to prevent interference is strong when using MDCC. The CI is controlled by three-loop control, which is composed of an outer common-output-voltage loop, inner current loops and voltage sharing loops. Simulation results show low total harmonic distortion (THD) in the HVC input currents and good OVS in both the CPR and CI.

A Study on the Polarity Changing Method without Dead Time of a Cycloconverter with an LC Resonant Circuit (LG 공진회로를 이용한 사이크로컨버터의 휴지기간 없는 극성절환 방법에 관한 연구)

  • Choi, Jung-Soo;Cho, Kyu-Min;Kim, Young-Seok
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.35S no.9
    • /
    • pp.111-117
    • /
    • 1998
  • This paper presents a polarity changing method without dead time of a cycloconverter with an LC resonant circuit. According to the proposed method, dead time to prevent short circuit for the polarity changing is not required. Therefore the delay of control and the harmonic components of output currents can be decreased. And the proposed method can be expanded for the other natural commutated cycloconverters of noncirculating current type. In this paper, the switching method of the proposed polarity changing without dead time is studied, and in order to confirm the validity of the proposed method the experiment is carried out with a cycloconverter with an LC resonant circuit.

  • PDF

Line Current Characteristics of Multilevel H-Bridge Inverters: Part I - Connection of Input Transformer and Phase Shift Characteristics (다단 H-브릿지 인버터의 입력전류특성 (I) - 입력단 변압기 결선과 위상이동특성)

  • Jeong, Seung-Gi
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.13 no.3
    • /
    • pp.229-236
    • /
    • 2008
  • Recently, multilevel H-bridge inverters have become popular in medium to high power ac drive applications. One of significant advantages of them is low harmonic contents in their input line currents thanks to the transformer with multiple phase-shifted secondary windings. This paper attempts to provide basic guidelines for the design of the phase shifting transformer windings and theoretical analysis of input line current harmonics of H-bridge inverters. The part I provides the derivation of basic relationships between input and output current of the transformer and the relationship between the phase shifting characteristics and design aspects of the transformer.

An Experimental Study on Circulating Flow Around a Submerged Horizontal Plate (잠재 평판 주변에서 발생하는 순환류에 대한 실험적 연구)

  • 이정렬;한상우
    • Journal of Korean Society of Coastal and Ocean Engineers
    • /
    • v.13 no.2
    • /
    • pp.109-121
    • /
    • 2001
  • This paper describes results of an experimental study to examine the effect of a submerged horizontal breakwater to sea water exchange. Flow measurements were taken by using a PIV(Particie Image Velocimetry) system, and mean currents and wave ellipses extracted through the harmonic analysis are presented. As results, the rates of circulating flow were closely connected with the volume flux of incident waves and the counter-rotating vortex pair was observed at the onshore side of a plate. The dye study showed that incoming sea water and polluted water body mixed up significantly due to turbulent motions induced by a jet-like flow.

  • PDF

Performance Improvement of PMSM Current Control using Gain Attenuation and Phase Delay Compensated LPF (이득 감쇠 및 위상 지연 보상 LPF를 이용한 PMSM의 전류 제어 성능 개선)

  • Kim, Minju;Choi, Chinchul;Lee, Wootaik
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.22 no.2
    • /
    • pp.107-114
    • /
    • 2014
  • This paper applies a compensated low pass filter (LPF) to current measurements for permanent magnet synchronous motor (PMSM) drives. The noise limits the bandwidth of current controllers and has more adverse influences on control performances under the light load condition because of the low signal-to-noise ratio. In order to eliminate the noise sensitivity, this paper proposes a digital LPF with a compensator of gain attenuation and phase delay which are unacceptable in current information for PMSM drives. Characteristics of the proposed LPF are analyzed in comparison with the general LPFs. The compensated LPF is basically designed by the orthogonal property of the measured currents in the ${\alpha}{\beta}$ stationary reference frame. In addition, an implementation issue of the proposed method is discussed. Experimental results using the proposed method show improvements of the current control performance from two perspectives, rapid step responses and reductions of harmonic distortion.

A P-HIERARCHICAL ERROR ESTIMATOR FOR A FEM-BEM COUPLING OF AN EDDY CURRENT PROBLEM IN ℝ3 -DEDICATED TO PROFESSOR WOLFGANG L. WENDLAND ON THE OCCASION OF HIS 75TH BIRTHDAY

  • Leydecker, Florian;Maischak, Matthias;Stephan, Ernst P.;Teltscher, Matthias
    • Journal of the Korean Society for Industrial and Applied Mathematics
    • /
    • v.17 no.3
    • /
    • pp.139-170
    • /
    • 2013
  • We extend a p-hierarchical decomposition of the second degree finite element space of N$\acute{e}$d$\acute{e}$lec for tetrahedral meshes in three dimensions given in [1] to meshes with hexahedral elements, and derive p-hierarchical decompositions of the second degree finite element space of Raviart-Thomas in two dimensions for triangular and quadrilateral meshes. After having proved stability of these subspace decompositions and requiring certain saturation assumptions to hold, we construct a local a posteriori error estimator for fem and bem coupling of a time-harmonic electromagnetic eddy current problem in $\mathbb{R}^3$. We perform some numerical tests to underline reliability and efficiency of the estimator and test its usefulness in an adaptive refinement scheme.

A Study on Current Ripple Reduction Due to Offset Error in SRF-PLL for Single-phase Grid-connected Inverters (단상 계통연계형 인버터의 SRF-PLL 옵셋 오차로 인한 전류 맥동 저감에 관한 연구)

  • Hwang, Seon-Hwan;Hwang, Young-Gi;Kwon, Soon-Kurl
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.28 no.11
    • /
    • pp.68-76
    • /
    • 2014
  • This paper presents an offset error compensation algorithm for the accurate phase angle of the grid voltage in single-phase grid-connected inverters. The offset error generated from the grid voltage measurement process cause the fundamental harmonic component with grid frequency in the synchronous reference frame phase lock loop (PLL). As a result, the grid angle is distorted and the power quality in power systems is degraded. In addition, the dq-axis currents in the synchronous reference frame and phase current have the dc component, first and second order ripples compared with the grid frequency under the distorted grid angle. In this paper, the effects of the offset and scaling errors are analyzed based on the synchronous reference frame PLL. Particularly, the offset error can be estimated from the integrator output of the synchronous reference frame PLL and compensated by using proportional-integral controller. Moreover, the RMS (Root Mean Square) function is proposed to detect the offset error component. The effectiveness of the proposed algorithm is verified through simulation and experiment results.

Comparative Analysis of Voltage Unbalance Factor on the use of Linear and Non-linear loads in Three-phase Four-wire Low Voltage Distribution Line (3상 4선식 저압 배전선로에서 선형 및 비선형 부하의 사용시 전압 불평형률 비교 분석)

  • Kim, Jong-Gyeum;Kim, Ji-Myeong
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.66 no.3
    • /
    • pp.587-592
    • /
    • 2017
  • In the three-phase four-wire low-voltage power distribution equipment, single-phase and three-phase load have been used mainly mixed. Also linear and nonlinear loads have been used together in the same conditions. In a three-phase four-wire distribution line, the current distribution of three-phase linear load is almost constant in each phase during driving or stopping, but the single-phase load is different from each other for each phase in accordance with the operation and stop. So that the voltage unbalance is caused by the current difference of each phase. In the three-phase four-wire distribution system, non-linear load is used with linear load. The presence of single-phase nonlinear loads can produce an increase in harmonic currents in three-phase and neutral line. It can also cause voltage unbalance. In the present study, we analyzed for the voltage unbalance fluctuations by the operation pattern of the single and three-phase linear and non-linear load in three-phase four-wire low voltage distribution system.

Online Dead Time Effect Compensation Algorithm of PWM Inverter for Motor Drive Using PR Controller

  • Park, Chang-Seok;Jung, Tae-Uk
    • Journal of Electrical Engineering and Technology
    • /
    • v.12 no.3
    • /
    • pp.1137-1145
    • /
    • 2017
  • This paper proposes the dead time effect compensation algorithm using proportional resonant controller in pulse width modulation inverter of motor drive. To avoid a short circuit in the dc link, the dead time of the switch device is surely required. However, the dead time effect causes the phase current distortions, torque pulsations, and degradations of control performance. To solve these problems, the output current including ripple components on the synchronous reference frame and stationary reference frame are analyzed in detail. As a results, the distorted synchronous d-and q-axis currents contain the 6th, 12th, and the higher harmonic components due to the influence of dead time effect. In this paper, a new dead time effect compensation algorithm using proportional resonant controller is also proposed to reduce the output current harmonics due to the dead time and nonlinear characteristics of the switching devices. The proposed compensation algorithm does not require any additional hardware and the offline experimental measurements. The experimental results are presented to demonstrate the effectiveness of the proposed dead time effect compensation algorithm.