• Title/Summary/Keyword: gate operation

Search Result 821, Processing Time 0.024 seconds

A Study on the Characteristics of Floating Discharge in the AND Gate PDP (AND Gate PDP의 Floating 방전특성에 관한 연구)

  • 염정덕
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.18 no.4
    • /
    • pp.22-27
    • /
    • 2004
  • The gas discharge AND gate which have been newly proposed is applied to three electrode surface discharge AC PDP. The address discharge characteristics by the DC-AC floating discharge by which Y electrode is made floating electrode is analyzed The address discharge can be begun by using the floating discharge from the experiment result Moreover, the display discharge can be sustained. The DC priming discharge that the floating discharge is matched to timing is generated in a supplementary electrode. As a result, space charge is supplied enough to the space of the floating discharge and the data voltage is lowered up to l00(V). Driving method to use this DC-AC floating discharge is able to obtain the address operation margin of l00(V).

A Study on the Constructions MOVAGs based on Operation Algorithm for Multiple Valued Logic Function and Circuits Design using T-gate (다치 논리 함수 연산 알고리즘에 기초한 MOVAG 구성과 T-gate를 이용한 회로 설계에 관한 연구)

  • Yoon, Byoung-Hee;Park, Soo-Jin;Kim, Heung-Soo
    • Journal of IKEEE
    • /
    • v.8 no.1 s.14
    • /
    • pp.22-32
    • /
    • 2004
  • In this paper, we proposed MOVAG(Multi Output Value Array Graphs) based on OVAG by Honghai Jiang to construct multiple valued logic function The MDD(Muliple-valued Decision Diagra) needs many processing time and efforts in circuit design for given multi-variable function by D.M.Miller, and we designed a MOVAG which has reduce the data processing time and low complexity. We propose the construction algorithm and input matrix selection algorithm and we designed the multiple-valued logic circuit using T-gate and verified by simulation results.

  • PDF

Triple Pull-Down Gate Driver Using Oxide TFTs (트리플 풀다운 산화물 박막트랜지스터 게이트 드라이버)

  • Kim, Ji-Sun;Park, Kee-Chan;Oh, Hwan-Sool
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.1
    • /
    • pp.1-7
    • /
    • 2012
  • We have developed a new gate driver circuit for liquid crystal displays using oxide thin-film transistors (TFTs). In the new gate driver, negative gate bias is applied to turn off the oxide TFTs because the oxide TFT occasionally has negative threshold voltage (VT). In addition, we employed three parallel pull-down TFTs that are turned on in turns to enhance the stability. SPICE simulation showed that the proposed circuit worked successfully covering the VT range of -3 V ~ +6 V And fabrication results confirmed stable operation of the new circuit using oxide TFTs.

Development of Gate Operation System Based on Image Processing (영상처리에 기반한 게이트 운영시스템 개발)

  • 강대성;유영달
    • Journal of Korean Port Research
    • /
    • v.13 no.2
    • /
    • pp.303-312
    • /
    • 1999
  • The automated gate operating system is developed in this paper that controls the information of container at gate in the ACT. This system can be divided into three parts and consists of container identifier recognition car plate recognition container deformation perception. We linked each system and organized efficient gate operating system. To recognize container identifier the preprocess using LSPRD(Line Scan Proper Region Detection)is performed and the identifier is recognized by using neural network MBP When car plate is recognized only car image is extracted by using color information of car and hough transform. In the port of container deformation perception firstly background is removed by using moving window. Secondly edge is detected from the image removed characters on the surface of container deformation perception firstly background is removed by using moving window. Secondly edge is detected from the image removed characters on the surface of container. Thirdly edge is fitted into line segment so that container deformation is perceived. As a results of the experiment with this algorithm superior rate of identifier recognition is shown and the car plate recognition system and container deformation perception that are applied in real-time are developed.

  • PDF

Fabrication of Novel Metal Field Emitter Arrays(FEAs) Using Isotropic Silicon Etching and Oxidation

  • Oh, Chang-Woo;Lee, Chun-Gyoo;Park, Byung-Gook;Lee, Jong-Duk;Lee, Jong-Ho
    • Journal of Electrical Engineering and information Science
    • /
    • v.2 no.6
    • /
    • pp.212-216
    • /
    • 1997
  • A new metal tip fabrication process for low voltage operation is reported in this paper. The key element of the fabrication process is that isotropic silicon etching and oxidation process used in silicon tip fabrication is utilized for gate hole size reduction and gate oxide layer. A metal FEA with 625 tips was fabricated in order to demonstrate the validity of the new process and submicron gate apertures were successfully obtained from originally 1.7$\mu\textrm{m}$ diameter mask. The emission current above noise level was observed at the gate bias of 50V. The required gate voltage to obtain the anode current of 0.1${\mu}\textrm{A}$/tip was 74V and the emission current was stable above 2${\mu}\textrm{A}$/tip without any disruption. The local field conversion factor and the emitting area were calculated as 7.981${\times}$10\ulcornercm\ulcorner and 3.2${\times}$10\ulcorner$\textrm{cm}^2$/tip, respectively.

  • PDF

An Intelligent Multi-agent System for Efficient Gate Operation in a Container Terminal

  • Yoo, Dong-Ho;Choi, Hyung-Rim;Park, Byung-Joo;Kang, Moo-Hong
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • v.1
    • /
    • pp.371-376
    • /
    • 2006
  • Recently the container volume in the global trade is steadily increasing. In an effort to cope with this trend, major ports of the world are stepping up the introduction of high-tech equipments, trying to establish a highly efficient information system, and improving the internal work processes of their container terminals. For speedy and effective cargo handling, they are making every effort in the diverse fields. The purpose of this study aims at developing an intelligent multi-agent system for the gate work of a container terminal, which is the place of authority transfer in a container terminal. The agent system suggested in this study has made a comparison between COPINO information by TOS (Terminal Operating System) and information on containers and trucks recognized at the gate passage, checking up their efficiency, and performing the function of controlling outside truck's input-output. Also, based on the records of outside truck's gate passage, some gates can be operated flexibly, consequently enhancing the efficiency of the gate function. The results of job performance will immediately be notified to the customers and terminal managers, thus helping them make decisions speedily.

  • PDF

The Development of Small Sluice gate systems without Upper Concrete structure (상부 콘크리트 구조물이 없는 소형 수문 시스템 개발)

  • Kook, Jeong-Han;Kim, Key-Sun
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.12 no.11
    • /
    • pp.4738-4744
    • /
    • 2011
  • This study proposes the system of new small sluice gate operated without the upper concrete structure. The new mechanism is composed of hydraulic system, driving mechanism to feed the floodgate up and down, hydrological locking device, safety device and etc. The hydraulic pumps and control systems away from the location of the sluice gate systems are installed and controled in place. The feed device with the hydraulic rack, pinion and hydraulic actuator is installed on the side of the sluice gate. The following results take the advantages of cost reduction, operation safety and compact product.

Parametric Study of a Fixed-blade Runner in an Ultra-low-head Gate Turbine

  • Mohamed Murshid Shamsuddeen;Duc Anh Nguyen;Jin-Hyuk Kim
    • New & Renewable Energy
    • /
    • v.20 no.1
    • /
    • pp.116-125
    • /
    • 2024
  • Ultra-low-head is an unexplored classification among the sites in which hydroelectric power can be produced. This is typically owing to the low power output and the economic value of the turbines available in this segment. A turbine capable of operating in an ultra-low-head condition without the need of a dam to produce electricity is developed in this study. A gate structure installed at a shallow water channel acting as a weir generates artificial head for the turbine mounted on the gate to produce power. The turbine and generator are designed to be compact and submersible for an efficient and silent operation. The gate angle is adjustable to operate the turbine at varying flow rates. The turbine is designed and tested using computational fluid dynamics tools prior to manufacturing and experimental studies. A parametric study of the runner blade parameters is conducted to obtain the most efficient blade design with minimal hydraulic losses. These parameters include the runner stagger and runner leading edge flow angles. The selected runner design showed improved hydraulic characteristics of the turbine to operate in an ultra-low-head site with minimal losses.

Development of Gate Non-stop system using RFID(900MHz) Technology (RFID(900MHz) 기술을 이용한 GATE 무정차 시스템 개발)

  • Choi, Gi-Jin;Kim, Young-Mi;Choi, Jae-Sin;Lee, Chang
    • 한국ITS학회:학술대회논문집
    • /
    • 2008.11a
    • /
    • pp.570-574
    • /
    • 2008
  • The 'gate non-stop system utilizing RFID (900MHz)', which is the core of this research, is the system which connects RFID to recognize the vehicle information without stopping when a vehicle (trailer) passes a gate to carry in or out containers in a terminal and automatically provides the container information provided by the terminal for the RFLDU device installed in the vehicle.In order to design and implement this, the RFID technical section uses a UHF band (900MHz) RFID tag and a reader and implements a RFID middleware and an application program for smooth data collection and execution (operation). In addition, the system stability was verified through experiments and operations of the system implemented in this research at real harbors/quays, and based on the verified result, the maximization of vehicle (trailer) and terminal productivity and the reduction of distribution cost are expected.

  • PDF

Macro-model for Estimation of Maximum Power Dissipation of CMOS Digital Gates (CMOS 디지털 게이트의 최대소모전력 예측 매크로 모델)

  • Kim, Dong-Wook
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.48 no.10
    • /
    • pp.1317-1326
    • /
    • 1999
  • As the integration ratio and operation speed increase, it has become an important problem to estimate the dissipated power during the design procedure as a method to reduce the TTM(time to market). This paper proposed a prediction model to estimate the maximum dissipated power of a CMOS logic gate. This model uses a calculational method. It was formed by including the characteristics of MOSFETs of which a CMOS gate consists, the operational characteristics of the gate, and the characteristics of the input signals. As the modeling process, a maximum power estimation model for CMOS inverter was formed first, and then a conversion model to convert a multiple input CMOS gate into a corresponding CMOS inverter was proposed. Finally, the power model for inverter was applied to the converted result so that the model could be applied to a general CMOS gate. For experiment, several CMOS gates were designed in layout level by $0.6{\mu}m$ layout design rule. The result by comparing the calculated results with those from HSPICE simulations for the gates showed that the gate conversion model has within 5% of the relative error rate to the SPICE and the maximum power estimation model has within 10% of the relative error rate. Thus, the proposed models have sufficient accuracies. Also in calculation time, the proposed models was more than 30 times faster than SPICE simulation. Consequently, it can be said that the proposed model could be used efficiently to estimate the maximum dissipated power of a CMOS logic gate during the design procedure.

  • PDF