• Title/Summary/Keyword: gain mismatch

Search Result 63, Processing Time 0.019 seconds

Design of Broadband Quasi-Yagi Antenna Using a Folded Dipole Driver

  • Ta, Son Xuat;Kim, Byoung-Chul;Choo, Ho-Sung;Park, Ik-Mo
    • Journal of electromagnetic engineering and science
    • /
    • v.11 no.3
    • /
    • pp.227-233
    • /
    • 2011
  • This paper describes the development of a broadband quasi-Yagi antenna using a folded dipole driver. The antenna is designed on a low-permittivity substrate to reduce the surface wave effect, and hence the gain can be enhanced easily by adding directors. The folded dipole driver is connected to a 50-${\Omega}$ microstripline via a simple broadband microstrip-to-coplanar stripline transition with a quarter radial stub. The key motivation for the use of a folded dipole is to increase the input impedance at the driver, allowing a smaller mismatch loss between the antenna driver and the coplanar stripline feed. The proposed antenna has a measured bandwidth of 4.67~6.26 GHz for the -10 dB reflection coefficient, and a flat gain of 4.86~5.15 dB within the bandwidth.

Design of Low voltage High speed Phase Locked Loop (고속 저전압 위상 동기 루프(PLL) 설계)

  • Hwang, In-Ho;Cho, Sang-Bock
    • Proceedings of the KIEE Conference
    • /
    • 2007.04a
    • /
    • pp.267-269
    • /
    • 2007
  • PLL(Phase Locked Loop) are widely used circuit technique in modern electronic systems. In this paper, We propose the low voltage and high speed PLL. We design the PFD(Phase Frequency Detector) by using TSPC (True Single Phase Clock) circuit to improve the performance and solve the dead-zone problem. We use CP(Charge Pump} and LP(Loop filter) for Negative feedback and current reusing in order to solve current mismatch and switch mismatch problem. The VCO(Voltage controlled Oscillator) with 5-stage differential ring oscillator is used to exact output frequency. The divider is implemented by using D-type flip flops asynchronous dividing. The frequency divider has a constant division ratio 32. The frequency range of VCO has from 200MHz to 1.1GHz and have 1.7GHz/v of voltage gain. The proposed PLL is designed by using 0.18um CMOS processor with 1.8V supply voltage. Oscillator's input frequency is 25MHz, VCO output frequency is 800MHz and lock time is 5us. It is evaluated by using cadence spectra RF tools.

  • PDF

Recovery Phase Spontaneous Nystagmus, Its Existence and Clinical Implication

  • Lee, Min Young;Son, Hye Ran;Rah, Yoon Chan;Jung, Jae Yun;Suh, Myung-Whan
    • Journal of Audiology & Otology
    • /
    • v.23 no.1
    • /
    • pp.33-38
    • /
    • 2019
  • Background and Objectives: Determination of the lesion side based on the direction of the nystagmus could result in confusions to the clinicians due to mismatch between the vestibular function tests and also between vestibular and audiologic features. To minimize these mistakes, we elucidated the clinical manifestation and vestibular function test results in cases with recovery spontaneous nystagmus (rSN). Subjects and Methods: Patients who visited ENT clinic of tertiary referral hospital for acute onset continuous vertigo from January 2008 to December 2011 were enrolled. In these patients, we assessed onset time of vertigo, time point of paralytic spontaneous nystagmus (SN) and time point of rSN. At each time point of SN, vestibular function tests and hearing function tests were performed. Results: We confirmed the rSN among patients with unilateral vestibulopathy and demonstrated that high gain of the rotatory chair test (slow harmonic acceleration) and/or mismatch of the SN direction and contralateral caloric weakness could indicate the recovery state of patients and nystagmus observed in this stage is recovery phase nystagmus. Conclusions: In acute vestibulopathy patients, recovery phase nystagmus was observed and on this stage of disease vestibular function tests shows several features that could predict recovery state.

Recovery Phase Spontaneous Nystagmus, Its Existence and Clinical Implication

  • Lee, Min Young;Son, Hye Ran;Rah, Yoon Chan;Jung, Jae Yun;Suh, Myung-Whan
    • Korean Journal of Audiology
    • /
    • v.23 no.1
    • /
    • pp.33-38
    • /
    • 2019
  • Background and Objectives: Determination of the lesion side based on the direction of the nystagmus could result in confusions to the clinicians due to mismatch between the vestibular function tests and also between vestibular and audiologic features. To minimize these mistakes, we elucidated the clinical manifestation and vestibular function test results in cases with recovery spontaneous nystagmus (rSN). Subjects and Methods: Patients who visited ENT clinic of tertiary referral hospital for acute onset continuous vertigo from January 2008 to December 2011 were enrolled. In these patients, we assessed onset time of vertigo, time point of paralytic spontaneous nystagmus (SN) and time point of rSN. At each time point of SN, vestibular function tests and hearing function tests were performed. Results: We confirmed the rSN among patients with unilateral vestibulopathy and demonstrated that high gain of the rotatory chair test (slow harmonic acceleration) and/or mismatch of the SN direction and contralateral caloric weakness could indicate the recovery state of patients and nystagmus observed in this stage is recovery phase nystagmus. Conclusions: In acute vestibulopathy patients, recovery phase nystagmus was observed and on this stage of disease vestibular function tests shows several features that could predict recovery state.

Image Rejection Method with Circular Trajectory Characteristic of Single-Frequency Continuous-Wave Signal (단일 주파수 연속파 신호의 원형 궤도 특성을 이용한 영상 제거 방법)

  • Park, Hyung-Chul
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.4
    • /
    • pp.148-156
    • /
    • 2009
  • This paper presents a new image rejection algorithm based on the analysis of the distortion of a single-frequency continuous-wave (CW) signal due to the I/Q mismatch. Existing methods estimated the gain mismatch and phase mismatch on RF receivers and compensated them However, this paper shows that the circular trajectory of a single-frequency CW signal is distorted elliptic-type trajectory due to the I/Q mismatch. Utilizing the analysis, we propose a I/Q mismatch compensation method. It has two processing steps. In the first processing step, the generated signal is rotated to align the major axis of the elliptic-type trajectory diagram with the x-axis. In the second processing step, the Q-channel signal in the regenerated signal is scaled to align the regenerated signal with the transmitted single-frequency CW signal. Simulation results show that a receiver using the proposed image rejection algorithm can achieve an image rejection ratio of more than 70dB. And, simulation results show that the bit error rate performances of receivers using the proposed image rejection algorithm are almost the same as those of conventional coherent demodulators, even in fading channels.

A Digital Automatic Gain Control Circuit for CMOS CCD Camera Interfaces (CMOS CCD 카메라용 디지털 자동 이득 제어 회로)

  • 이진국;차유진;이승훈
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.5
    • /
    • pp.48-55
    • /
    • 1999
  • This paper describes automatic gain control circuit (AGC) design techniques for CMOS CCD camera interface systems. The required gain of the AGC in the proposed system is controlled directly by digital bits without conventional extra D/A converters and the signal settling behavior is almost independent of AGC gain variation at video speeds. A capacitor-segment combination technique to obtain large capacitance values considerably improves the effective bandwidth of the AGC based on switched-capacitor techniques. A proposed layout scheme for capacitor implementation shows AGC matching accuracy better than 0.1 %. The outputs from the AGC are transferred to a 10b A/D converter integrated on the same chip. The proposed AGC is implemented as a sub-block of a CCD camera interface system using a 0.5 um n-well CMOS process. The prototype shows the 32-dB AGC dynamic range in 1/8-dB steps with 173 mW at 3 V and 25 MHz.

  • PDF

The multipath propagation loss analysis of dynamic telemetry link using the 3D antenna pattern (3차원 안테나 패턴을 사용한 동적 원격측정링크의 다중경로 전파손실 분석)

  • Kim, Kyun-Hoi;Shin, Seok-Hyun;Koh, Kwang-Ryul;Yun, Jung-Kug
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.39 no.3
    • /
    • pp.254-260
    • /
    • 2011
  • Telemetry link is dynamic communication link that antenna gain and polarization are varying with the movement of the airplane. In this paper we calculated the antenna gain, polarization mismatch using the flight trajectory, motion of the airplane and 3D antenna pattern. And we modeled the multipath environment to the 2-Ray spherical earth reflection geometry, estimated the received signal strength when the narrow beam antenna received the RF signal transmitted from the airplane. Also we performed the flight test and after comparing measured value with the estimated value, we confirmed to almost coincide with each other.

Robust Sensorless Sliding Mode Flux Observer for DTC-SVM-based Drive with Inverter Nonlinearity Compensation

  • Aimad, Ahriche;Madjid, Kidouche;Mekhilef, Saad
    • Journal of Power Electronics
    • /
    • v.14 no.1
    • /
    • pp.125-134
    • /
    • 2014
  • This paper presents a robust and speed-sensorless stator flux estimation for induction motor direct torque control. The proposed observer is based on sliding mode approach. Stator electrical equations are used in the rotor orientation reference frame to eliminate the observer dependence on rotor speed. Lyapunov's concept for systems stability is adopted to confine the observer gain. Furthermore, the sensitivity of the observer to parameter mismatch is recovered with an adaptation technique. The nonlinearities of the pulse width modulation voltage source inverter are estimated and compensated to enhance stability at low speeds. Therefore, a new method based on the model reference adaptive system is proposed. Simulation and experimental results are shown to verify the feasibility and effectiveness of the proposed algorithms.

A Design of Vernier Coarse-Fine Time-to-Digital Converter using Single Time Amplifier

  • Lee, Jongsuk;Moon, Yong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.12 no.4
    • /
    • pp.411-417
    • /
    • 2012
  • A Coarse-Fine Time-to-Digital Converter (TDC) using the single time amplifier is proposed. A vernier delay line is used to overcome process dependency and the 2-stage time amplifier is designed to have high resolution by increasing the gain of the time amplifier. Single time amplifier architecture reduces the silicon area of the TDC and alleviates mismatch effect between time amplifiers. The proposed TDC is implemented in $0.18{\mu}m$ CMOS process with the supply voltage of 1.8 V. The measured results show that the resolution of the TDC is 0.73 ps with 10-bit digital output, although highend process is not applied. The single time amplifier architecture reduces 13% of chip area compared to previous work. By reducing the supply voltage, the linearity of the TDC is enhanced and the resolution is decreased to 1.45 ps.

Circular interpolation error reduction of a CNC machining center by iterative learning (반복학습에 의한 CNC 머시닝 센터의 원호 보간 오차 보정)

  • 최종호;유경열;장태정
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1993.10a
    • /
    • pp.830-835
    • /
    • 1993
  • The errors in machining process by CNC machining center are due to many elements, such as the delay of the servo drivers, friction and the gain mismatch between x-axis and y-axis motors and so on. We made a counter circuit to measure the output of motor encoders for the motion error analysis of a CNC machining center, and have measured the errors experimentally when the CNC performs a circular interpolation. We have also used an iterative learning method to reduce the radius errors and stick motion errors generated by the CNC machining center performing a circular interpolation. The proposed learning scheme worked well and the circle obtained has smaller error.

  • PDF