• Journal of the Korea Computer Industry Society
• /
• v.3 no.7
• /
• pp.927-936
• /
• 2002

This paper presents the extraction of a feature by motion vector for efficient content-based retrieval for digital video. in this paper, divided by general size block for the current frame by video, using BMA(block matching algorithm) for an estimate by block move based on a time frame. but in case BMA appeared on a different pattern fact of motion in the vector obtain for the BMA. solve in this a problem to application for full search method this method is detected by of on many calculations. I propose an alternative plan in this paper Limit the search region to $\pm$15 and search is a limit integer pixel. a result, in this paper is make an estimate motion vector in more accurately using motion vector in adjoin in blocks. however, refer to the block vector because occurrence synchronism. Such addition information is get hold burden receive to transmit therefore, forecasted that motion feature each block and consider for problems for establish search region. in this paper Algorithm based to an examination Motion Estimation method by for motion Compensation is proposed.

• Journal of KIISE:Software and Applications
• /
• v.29 no.1_2
• /
• pp.98-113
• /
• 2002

In this paper, we present advanced algorithms to reduce the computations of block matching algorithms for motion estimation in video coding. Advanced multi-level successive elimination algorithms(AMSEA) are based on the Multi-level successive elimination algorithm(MSEA)[1]. The first algorithm is that when we calculate the sum of absolute difference (SAD) between the sum norms of sub-blocks in MSEA, we use the partial distortion elimination technique. By using the first algorithm, we can reduce the computations of MSEA further. In the second algorithm, we calculate SAD adaptively from large value to small value according to the absolute difference values between pixels of blocks. By using the second algorithm, the partial distortion elimination in SAD calculation can occur early. So, the computations of MSEA can be reduced. In the third algorithm, we can estimate the elimination level of MSEA. Accordingly, the computations of the MSEA related to the level lower than the estimated level can be reduced. The fourth algorithm is a very fast block matching algorithm with nearly 100% motion estimation accuracy. Experimental results show that AMSEA are very efficient algorithms for the estimation of motion vectors.

• Proceedings of the Korean Information Science Society Conference
• /
• 2001.10c
• /
• pp.781-783
• /
• 2001

동영상을 효율적으로 압축하기 위한 움직임벡터 예측에 관한 많은 연구가 진행되어 왔다. 가장 일반적인 FBMA(Full search-based Block Matching Algorithm)는 화질은 좋지만 계산량이 많기 때문에 실시간 인코딩을 요구하는 시스템에서 사용하는데 문제가 있다. 좋은 화질을 유지하면서 인코딩 속도를 해결하기 위한 많은 알고리즘들이 제안되어 왔지만 ASIC이나 소형 시스템에서 사용할 수 있는 방법이 계속 요구되고 있다. 본 논문에서는 계산량을 더욱 줄여 속도향상을 가져오면서 FBMA와 비숫한 SNR을 유지하는 방법인 NMS(New Fast Motion Estimation Search With Subsmapling Method)를 제안하였다. NMS는 서브샘플림한 값을 이용하여 SAD값을 구하고 또한 새로운 Search를 제안하여 기존 방법들이 제공하는 주관적 화질이나 PSNR을 높게 유지하면서도 속도를 10~15% 정도 개선시킬 수 있다.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2000.10b
• /
• pp.931-934
• /
• 2000

움직임 추정 및 보상을 위한 방법 중 가장 많이 사용하는 블록 정합 방법은 어떤 평가 함수와 탐색방법(Search Procedure)을 사용했느냐에 따라 그 성능이 달라지게 된다. 본 논문에서는 평가 함수로써 평균 제곱 오차(Mean Squared Error; MSE), 평균 절대값 오차(Mean Absolute Error; MAE), 화소 차분류(Pel Difference Classification: PDC)을, 탐색 방법으로써 전체 탐색 방법(Full Search Method : FSM), 3단계 탐색 방법(Three Step Search : TSS), 대각 탐색 방법(Cross Search Algorithm ;CSA)을 사용하여 이들의 성능을 각각 비교 분석하여 봄으로써 블록 정합 방법을 이용한 움직임 추정에 대한 전반적인 이해를 도모하고자 한다.

• Proceedings of the IEEK Conference
• /
• 2000.11d
• /
• pp.57-60
• /
• 2000

This paper presents a new adaptive fast motion estimation algorithm along with its architecture. The conventional algorithm such as full - search algorithm, three step algorithm have some disadvantages which are related to the amount of computation, the quality of image and the implementation of hardware, the proposed algorithm uses spatial correlation and a slope of motion vector in order to reduce the amount of computation and preserve good image quality, The proposed algorithm is better than the conventional Block Matching Algorithm(BMA) with regard to the amount of computation and image quality. Also, we propose an efficient at chitecture to implement the proposed algorithm. It is suitable for real time processing application.

• 제어로봇시스템학회:학술대회논문집
• /
• 2002.10a
• /
• pp.41.3-41
• /
• 2002

Motion estimation using Full-Search(FS) and Block-Matching Algorithm(BMA) is often used in the case of moving object tracking by vision sensors. However these methods often miss the real-time vision data because these schemes suffer the heavy computational load. When the image size of moving object is changed in an image frame according to the distance between the camera of mobile robot and the moving object, the tracking performance of a moving object may decline with these methods because of the shortage of active handling. In this paper, the variable-representative block that can reduce a lot of data computations, is defined and optimized by changing the size of representative block accor...

• Proceedings of the IEEK Conference
• /
• 1999.06a
• /
• pp.601-604
• /
• 1999

We propose a new hierarchical motion estimator architecture that supports the advanced prediction mode of recent low bit-rate video coders such as H.263 and MPEG-4. In the proposed VLSI architecture, a basic searching unit (BSU) is commonly utilized for all hierarchical levels to make a systematic and small sized motion estimator. Since the memory bank of the proposed architecture provides scheduled data flow for calculating 8$\times$8 block-based sum of absolute difference (SAD), both a macroblock-based motion vector (MV) and four block-based MVs are simultaneously obtained for each macroblock in the advanced prediction mode. The proposed motion estimator gives similar coding performance compared with full search block matching algorithm (FSBMA) while achieving small size and satisfying the advanced prediction mode.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2000.04a
• /
• pp.1112-1115
• /
• 2000

본 논문에서는 One-bit 변환을 기반으로 한 고속의 가변 블록 크기 움직임 예측 알고리즘을 제안한다. 제안된 방법은 블록 내의 평균값을 이용하여 8bit 화소값을 1bit로 변환한 후 움직임 예측을 수행한다. One-bit 변환을 통한 영상의 단순화는 움직임 추정의 계산적 부담을 감소시켜 빠른 탐색을 가능하게 한다. 그리고 블록 내의 움직임 정도를 미리 판별하여 이를 기반으로 한 적응적 탐색이 불필요한 탐색을 제거하고 움직임이 큰 블록에서는 정합과정을 심화시켜 보다 정확한 움직임 예측을 수행한다. 본 제안된 방식을 가지고 실험한 결과 한 프레임당 적은 수의 블록으로 고정된 크기의 블록을 가진 전역 탐색 블록 정합 알고리즘(full search block matching algorithm; FSBMA)보다 예측 에러를 적게 발생시켜 평균적으로 0.5dB 정도의 PSNR 개선을 가져왔다. 특히, 움직임이 많은 영상에서 뛰어난 효과를 나타냈다.

• The Journal of Information Technology
• /
• v.3 no.2
• /
• pp.39-47
• /
• 2000

Among the compression methods of moving picture information, a motion estimation method is used to remove time-repeating. The Block Matching Algorithm in motion estimation methods is the commonest one. In recent days, it is required the more advanced high quality in many image processing fields, for example HDTV, etc. Therefore, we have to accomplish not by means of Partial Search Algorithm, but by means of Full Search Algorithm in Block Matching Algorithm. In this paper, it is suggested a structure that reduce total calculation quantity and size, because the structure using Bit Plane select and use only 3bit of 8bit luminance signal.

• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2009.01a
• /
• pp.512-515
• /
• 2009

A 90-nm CMOS motion estimation (ME) processor was developed by employing dynamic voltage and frequency scaling (DVFS) to greatly reduce the dynamic power. To make full use of the advantages of DVFS, a fast ME algorithm and a small on-chip DC/DC converter were also developed. The fast ME algorithm can adaptively predict the optimum supply voltage ($V_D$) and the optimum clock frequency ($f_c$) before each block matching process starts. Power dissipation of the ME processor, which contained an absolute difference accumulator as well as the on-chip DC/DC converter and DVFS controller, was reduced to $31.5{\mu}W$, which was only 2.8% that of a conventional ME processor.