• Journal of Power Electronics
• /
• 제5권1호
• /
• pp.62-66
• /
• 2005

A simple fault correction method for rotor position detection of a brushless DC(BLDC) motor with trapezoidal back EMF(electromotive force) using a Hall effect latch unit is presented. The reason why the Hall effect latch unit does not operate properly during the startup of a BLDC motor is thoroughly explained. To solve this problem, a simple code change method and its hardware implementation issues are proposed and discussed.

• 정보처리학회논문지C
• /
• 제9C권4호
• /
• pp.497-504
• /
• 2002

본 논문에서는 시스템의 네트워크 구성 장애를 관리하기 위한 관리 모델과 에이전트들 간의 협력을 통한 장애의 진단 및 복구 알고리즘을 제시하고 있다. 관리 모델에는 장애의 검출, 진단, 복구의 세 단계로 이루어지며 각각은 RBR(Rule-Based Reasoning)에 기반으로 하여 규칙기반 지식 데이터베이스에 있는 규칙을 이용하여 네트워크의 구성 장애를 진단하고 복구한다. 또한 관리 도메인 상의 네트워크에 분포하고 있는 여러 에이전트들 간의 협력을 통하여 시스템 단독으로는 해결할 수 없는 복잡한 문제를 해결하거나 네트워크의 상황까지 고려하여 진단하고 복구함으로써 효율적인 시스템의 네트워크 구성 관리 알고리즘을 제시하고 있다.

• 대한전자공학회논문지
• /
• 제25권2호
• /
• pp.204-210
• /
• 1988

The residue number system offers the possibility of high-speed operation and error detection/correction because of the separability of arithmetic operations on each digit. A compact residue arithmetic module named the self-checking pulse-train residue arithmetic circuit is effectively employed as the basic module, and an efficient error detection/correction algorithm in which error detection is performed in each basic module and error correction is performed based on the parallelism of residue arithmetic is also employed. In this case, the error correcting circuit is imposed in series to non-redundant system. This design method has an advantage of compact hardware. Following the proposed method, a 2nd-order recursive fault-tolerant digital filter is practically implemented, and its fault-tolerant ability is proved by noise injection testing.

• 조명전기설비학회논문지
• /
• 제28권12호
• /
• pp.6-12
• /
• 2014

The safety and reliability of the power system short-circuit current, the short-circuit current depends on the failure to obtain the objective is to quickly eliminate the breaking capacity of the circuit-breaker selection of the cable, the insulation of electrical equipment and protective relay an important factor in determining the level correction and protective relay selection scheme to be meaningful. Standards used in the domestic circuit breaker is applied to the production of IEC standard, but the American National Standards (ANSI / IEEE) by NEMA specification of the fault current calculations and the application of the asymmetric coefficient Korea. Therefore, in this paper, the IEC 60909 standard IEC breaker fault current calculation method and the method for selection of system configurations reviewed and protection system for reviewing the configuration of various protective relays appropriate correction and the correction value is main protection, back-up protection the equipment so that the period of protection relay coordination to minimize accidents and accident protection to minimize interruptions proposed for cooperation.

• 전기학회논문지
• /
• 제65권3호
• /
• pp.526-531
• /
• 2016

This paper presents an experimental study on the optimal settings for the selected DC fault relay (50F) to improve the operating performance for the high-speed circuit breaker on DC feeding system which ensure safety within rolling stock maintenance depot. In this study, current supplied to overhead contact wire was calculated on 1 ms interval to analyze the correction values of DC fault selective relay for the operation of current supply cutout. Particularly, standards for the accurate detection of accidents between an electric railway vehicle and the electric power facilities are shown by investigating the optimal correction values for detection of fault current, and the results indicated that it takes about 213 ms for the DC fault selective relay(50F) to fully open. In the future, the correction values of DC fault selective relay suggested in this paper will be used as the reference values of protective relay for the safe operation of DC electric railroad system such as urban railway.

• Journal of Power Electronics
• /
• 제15권6호
• /
• pp.1664-1672
• /
• 2015

This paper proposes a series arc fault detection algorithm which incorporates peak voltage and harmonic current detectors for single-phase boost power factor correction (PFC) rectifiers. The series arc fault model is also proposed to analyze the phenomenon of the arc fault and detection algorithm. For arc detection, the virtual dq transformation is utilized to detect the peak input voltage. In addition, multiple combinations of low- and high-pass filters are applied to extract the specific harmonic components which show the characteristics of the series arc fault conditions. The proposed model and the arc detection method are experimentally verified through a boost PFC rectifier prototype operating under the grid-tied condition with an artificial arc generator manufactured under the guidelines for the Underwriters Laboratories (UL) 1699 standard.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 추계학술대회 논문집 전력기술부문
• /
• pp.141-144
• /
• 2002

This paper describes the correction of the protective relay equipped in the dedicated line used for connecting distributed generators (DG) to power grid. The fault current measured in a relaying point might be changed according to the fault conditions. Generally, the fault current of the line to line fault or the line to ground fault at the dedicated line is much higher than the protective set value due to the large fault level. However. when the high impedance fault is occurred in the dedicated line, we may not detect it because its fault level can be lower than the generating capacity of DG. And, the protective relay with conventional set value may generate a trip signal for insertion of DG due to the large transient characteristics of generators. Through the various simulations such as the fault in the dedicated line and the insertion of DG, we show that it would be necessary to modify the protective relay set value for detecting the high impedance fault occurred in the dedicated line and for preventing the mis-operation of protective relay caused by the insertion of DG.

• 대한전기학회논문지:전력기술부문A
• /
• 제52권12호
• /
• pp.675-683
• /
• 2003

This paper describes the correction strategy of an overcurrent relay applied in the linked line for interconnecting wind farm with utility power networks in order to improve the capability of a fault detection. The fault current measured in a relaying point might vary according to the fault conditions. Generally, the current of the line to line fault or the line to ground fault in the linked line is much higher than the set value of protective relay due to the large fault level. However, when the high impedance fault occurs in the linked line, we can't detect it by conventional set value because its fault level may be lower than the generating capacity of wind farm. And, the protective relay with conventional set value may generate a trip signal for the insertion of wind turbine generators due to the large transient characteristics. In order to solve above problems and improve protective relaying algorithms applied in the linked line, we propose a new correction strategy of the protective relay in the linked line. The presented method can detect the high impedance fault which can't be detected by conventional relay set value and may prevent the mis-operation of protective relay caused by the insertion of wind farm.

• 한국콘텐츠학회논문지
• /
• 제8권10호
• /
• pp.37-44
• /
• 2008

논문은 암호문 송신 중 전송 오류에 의한 암복호화의 문제에 대한 해결책을 제시 한다. 블록 암호 알고리즘은 산사태(avalanche) 효과로 인해 단일 비트 오류에 대해서도 많은 비트에 오류를 발생시킨다. 이를 해결하기 위해 재배열 과정과 간단한 오류 정정 코드를 이용해서 산사태(avalanche) 효과에 강인한 방안을 제안한다. 재배열 과정은 간단한 오류 정정 코드를 사용하기 위한 것이다. 재배열 과정은 한 프레임 내에서 전송의 기본 단위인 n-비트 블록 내에 1비트의 단일 오류만이 존재 할 수 있도록 오류를 여러 단위에 분산시키는 역할을 하게 된다. 즉, n-비트 내에서 단일 오류만이 존재하게 되어 단일 오류 정정 코드로 쉽게 복원이 가능하게 된다. 이 방식은 보다 큰 데이터 단위에 확장하여 사용 될 수 있다.

• 한국컴퓨터정보학회논문지
• /
• 제17권6호
• /
• pp.101-109
• /
• 2012

고 품질의 소프트웨어를 개발하기 위해서는 소프트웨어 내에 잠재된 결점을 제거하기 위한 품질관리계획이 요구된다. 이를 위해 결점 제거 프로필을 적절히 기술해야만 한다. 기존의 유조와 도관 모델은 결점이 제거되고 도피하는 결점을 계산하는데 복잡한 과정을 수행한다. 또한 어느 단계에서 삽입된 결점이 제거되고 도피하였으며, 단계별 결점 발견율이 얼마인지를 상세히 알고 있어야만 한다. 이러한 복잡한 과정을 단순화하기위해 본 논문은 결점필터링 개념에 기반하여 모델을 제시하였다. 제시된 모델은 임의의 단계에서 제거와 도피한 결점이 어느 단계에서 삽입된 결점에 관련되어 있는지 고려할 필요가 없어 결점을 보다 간략히 기술할 수 있는 장점이 있다. 또한, 결점 제거 품질척도와 생산성 척도의 함수에 기반하여 결점제거에 요구되는 노력 추정 모델을 제시하였다.