• Title/Summary/Keyword: embedded circuit

Search Result 309, Processing Time 0.036 seconds

Hardware Architecture Design and Implementation of IPM-based Curved Lane Detector (IPM기반 곡선 차선 검출기 하드웨어 구조 설계 및 구현)

  • Son, Haengseon;Lee, Seonyoung;Min, Kyoungwon;Seo, Sungjin
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.10 no.4
    • /
    • pp.304-310
    • /
    • 2017
  • In this paper, we propose the architecture of an IPM based lane detector for autonomous vehicles to detect and control the driving route along the curved lane. In the IPM image, we divide the area into two fields, Far/Near Field, and the lane candidate region is detected using the Hough transform to perform the matching for the curved lane. In autonomous vehicles, various algorithms must be embedded in the system. To reduce the system resources, we proposed a method to minimize the number of memory accesses to the image and various parameters on the external memory. The proposed circuit has 96% lane recognition rate and occupies 16% LUT, 5.9% FF and 29% BRAM in Xilinx XC7Z020. It processes Full-HD image at a rate of 42 fps at a 100 MHz operating clock.

A Study on the Development of PD Simulation Pulse Generator for Evaluation of GIS Diagnosis System (GIS 진단시스템의 평가를 위한 PD 모의 펄스발생기 개발에 관한 연구)

  • Kim, Sungju;Chang, Sughun;Cho, Kook-hee
    • Journal of the Korean Society of Safety
    • /
    • v.33 no.2
    • /
    • pp.21-27
    • /
    • 2018
  • The expansion and stable operation of electric power facilities are important factors with development of industrial facilities in modern society. In high-voltage equipment such as GIS, the insulation characteristics may be deterioated by environment-friendly gas adaption and miniaturization. There is also the possibility of accidents due to insulation breakdown due to the deterioration of power facilities. Therefore, it is necessary to extend the diagnosis system to continuously monitor the danger signals of these power equipment and to prevent accidents. Most of the internal defects in the GIS system are conductive particles, floating electrode defects, protrusion defects, and the like. In this case, a partial discharge phenomenon is accompanied. These partial discharge signals occur irregularly and various noise signals are included in the field, so it is difficult to evaluate the reliability in the development of the diagnostic system. In this paper, a study was made on equipment capable of generating a partial discharge simulated signal that can be adjusted in size and frequency to be applied to a diagnostic device by electromagnetic wave detection method. The PD simulated pulse generator consists of a user interface module, a high-voltage charging module, a pulse forming circuit, a voltage sensor and an embedded controller. In order to simulate the partial discharge phenomenon similar to the actual GIS, a discharge cell was designed and fabricated. The application of the prototype pulse generator to the commercialized PD diagnosis module confirmed that it can be used to evaluate the performance of the diagnostic device. It can be used for the development of GIS diagnosis system and performance verification for reliability evaluation.

Design and Implementation of an HSMS Communication System using Low-Cost MCUs (저가의 MCU를 사용하여 HSMS 통신 시스템 설계 및 구현)

  • Kim, Su-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.12
    • /
    • pp.2820-2827
    • /
    • 2015
  • HSMS communication system using low-cost micro controller units(MCUs) is an essential technique for online semiconductor equipment system developments. It is intended as an alternative to SEMI E4 (SECS-I) for applications where higher speed communication is needed and the facilitated hardware setup is convenient. In this paper, an HSMS communication system using low-cost MCUS is designed and implemented. Using a MCU with a low price but high-performance as a main board, a module which processes HSMS communication is designed, and a circuit is designed to process BCR independently with a microminiature MCU. To convert tag data which is recognized from BCR into data based on HSMS communication protocol, SECS-II message is designed. Lastly, an HSMS communication system is implemented based on these designs. A low-cost HSMS communication module developed in this study can be applied in realtime monitoring and controlling system for semiconductor processes.

Design of a Time-to-Digital Converter Using Counter (카운터를 사용하는 시간-디지털 변환기의 설계)

  • Choi, Jin-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.3
    • /
    • pp.577-582
    • /
    • 2016
  • The synchronous TDC(Time-to-Digital Converter) of counter-type using current-conveyor is designed by $0.18{\mu}m$ CMOS process and the supply voltage is 3 volts. In order to compensate the disadvantage of a asynchronous TDC the clock is generated when the start signal is applied and the clock is synchronized with the start signal. In the asynchronous TDC the error range of digital output is from $-T_{CK}$ to $T_{CK}$. But the error range of digital output is from 0 to $T_{CK}$ in the synchronous TDC. The error range of output is reduced by the synchronization between the start signal and the clock when the timing-interval signal is converted to digital value. Also the structure of the synchronous TDC is simple because there is no the high frequency external clock. The operation of designed TDC is confirmed by the HSPICE simulation.

A Study on IEEE 1149.1 TAP Test Methodology for Minimum Area Overhead (최소 오버헤드를 갖는 IEEE 1149.1 TAP 테스트 기법에 관한 연구)

  • 김문준;장훈
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.11
    • /
    • pp.61-68
    • /
    • 2004
  • Today almost all chips have IEEE 1149.1 tap controller inside. Recently the circuit is embedded in the chips for other functional objectives. Hence a CED technique for testing and monitoring the IEEE 1149.1 tap controller had been proposed. This paper studies the optimal CED test technique on the IEEE 1149.1 tap controller. There are duplication, parity prediction, and hybrid techniques. The hybrid technique shows the best result on the area overhead. This means that the hybrid technique is perfectly adequate for the IEEE 1149.1 tap controller to be applied to test with the optimal area overhead and can be used widely in the field. Furthermore, we made more reduction from the previous method resulting in less area overhead.

Fault Diagnosis of Voltage-Fed Inverters Using Pattern Recognition Techniques for Induction Motor Drive (패턴인식 기법을 이용한 유도전동기 구동용 전압형 인버터의 고장진단)

  • Park, Jang-Hwan;Park, Sung-Moo;Lee, Dae-Jong;Kim, Dong-Hwa;Chun, Myung-Geun
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.3
    • /
    • pp.75-84
    • /
    • 2005
  • Since an unexpected fault of induction motor drive systems can cause serious troubles in many industrial applications, which the technique is required to diagnose faults of a voltage-fed PWM inverter for induction motor drives. The considered fault types are rectifier diodes, switching devices and input terminals with open-circuit faults, and the signal for diagnosis is derived from motor currents. The magnitude of dq-current trajectory is used for the feature extraction of a fault and PCA LDA are applied to diagnose. Also, we show results with respect to the execution time because of the possibility to use that a diagnosis software is embedded in the controllers of medium and small size induction motors drive for real-time diagnosis. After we performed various simulations for the fault diagnosis of the inverter, the usefulness of proposed algerian was verified.

Development of C-Model Simulator for H.264/SVC Decoder (H.264/SVC 복호기 C-Model 시뮬레이터 개발)

  • Cheong, Cha-Keon
    • The Journal of the Korea Contents Association
    • /
    • v.9 no.3
    • /
    • pp.9-19
    • /
    • 2009
  • In this paper, we propose a novel hardware architecture to facilitate the applicable SoC chip design of H.264/SVC which has a great deal of advancement in the international standardization in recent. Moreover, a new C-model simulator based on the proposed hardware system will be presented to support optimal SoC circuit development. Since the proposed SVC decoder is consist of some hardware engine for processing of major decoding tools and core processor for software processing, the system is simply implemented with the conventional embedded system. To improve the feasibility and applicability, and reduce the decoder complexity, the hardware decoder architecture is constructed with only the consideration of IPPP structure scalability without using the full B-picture. Finally, we present results of decoder hardware implementation and decoded picture to show the effectiveness of the proposed hardware architecture and C-model simulator.

$SrTiO_3$/유기물 복합재료 기반의 내장형 수동소자 구현

  • Lee, Gwang-Hoon;Yoo, Chan-Sei;Yoo, Myong-Jae;Park, Se-Hoon;Kim, Dong-Su;Lee, Woo-Sung;Yook, Jong-Gwan
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.38-38
    • /
    • 2008
  • 무선 통신에 사용되는 기판에서 passive device는 대부분 기판 위에 개별적으로 표면 실장 되고 있으며 전체 기판면적에 80% 정도를 차지하고 있다. 따라서 기판의 소형화, 경량화를 위하여 많은 면적을 차지하는 수동소자들을 다층인쇄회로기판(multi-layer circuit board)에 내장하는 내장형 수동소자(embedded passive device) 기술이 연구되고 있다. 본 연구원에서 개발한 복합재료는 무기물 충전제 $SrTiO_3$를 사용하였으며, 열가소성 수지로는 cyclo-olefin-polymer계열의 수지를 바탕으로 제작 하였고, 유전율7~7.5이고 유전손실은 0.0045이다. 또한 $SrTiO_3$/유기물 복합재료는 공정온도가 낮고 경제적인 유기물에 높은 유전상수를 갖는 무기물이 분산되어 있는 형태이며, 우수한 유전 특성, 화학적 안정성, 저온 제조공정, 제조단가의 감소, 패키징 크기의 감소 등의 장점을 갖는다. 개발된 재료를 기반으로 Multi-layer 구조를 이용한 다양한 용량대의 capacitor를 구현 하였으며, spiral inductor 와 내장형 spiral inductor를 구현하여 다양한 용량대의 inductor를 구현 하였다. 그리고 각각의 구조에 따른 inductance와 Q factor를 분석 하였으며, Q factor가 100이상인 high Q inductor도 구현하였다. 이렇게 구현된 내장형 수동소자는 기판의 크기의 감소와 제조 단가의 절감, 최소 크기의 기판을 구현하는데 응용이 가능 할 것으로 예상 된다.

  • PDF

A Very Compact 60 GHz LTCC Power Amplifier Module (초소형 60 GHz LTCC 전력 증폭기 모듈)

  • Lee, Young-Chul
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.17 no.11 s.114
    • /
    • pp.1105-1111
    • /
    • 2006
  • In this paper, using low-temperature co-fired ceramic(LTCC) based system-in-package(SiP) technology, a very compact power amplifier LTCC module was designed, fabricated, and then characterized for 60 GHz wireless transmitter applications. In order to reduce the interconnection loss between a LTCC board and power amplifier monolithic microwave integrated circuits(MMIC), bond-wire transitions were optimized and high-isolated module structure was proposed to integrate the power amplifier MMIC into LTCC board. In the case of wire-bonding transition, a matching circuit was designed on the LTCC substrate and interconnection space between wires was optimized in terms of their angle. In addition, the wire-bonding structure of coplanar waveguide type was used to reduce radiation of EM-fields due to interconnection discontinuity. For high-isolated module structure, DC bias lines were fully embedded into the LTCC substrate and shielded with vias. Using 5-layer LTCC dielectrics, the power amplifier LTCC module was fabricated and its size is $4.6{\times}4.9{\times}0.5mm^3$. The fabricated module shows the gain of 10 dB and the output power of 11 dBm at P1dB compression point from 60 to 65 GHz.

A Study on Neuroactive Response Sensing Platform after Injection of Muscular Relaxants (근 이완제 투여에 따른 신경 자극 반응 감지 플랫폼에 관한 연구)

  • Kim, Woo-Ram;Kim, Young-Kil
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.10a
    • /
    • pp.331-334
    • /
    • 2011
  • This is a study about a platform realization measuring the extent of reaction in nerve, as giving a electrical impulse on a nerve pulp regulating a function of muscle, about a measurement of nerve reaction in the amount of current, the lasting time of current, and the position of electrode from a electrical impuls.The position of an electrode in a electrical nerve impuls have nothing to do with all nerves from exercise to all things. There is the Single Twitch Stimulation(STS), Train-of-four(TOF), and Double Burst Stimulation(DBS) in the form of nerve stimulation. This report is needed for selecting MCU of low electric power for a base in embedded system and measuring the extent of reaction after making a sensor interface to know sensitivity of measuring sensor in basic reaction of nerve impuls. The platform is realized to select a high efficiency AD Convertor for raising accuracy in measured data. As the platform in this report was developed for a medical appliances, it was designed to consider user safety in electric power Isolation when making electric power circuit.

  • PDF