• Title/Summary/Keyword: discrete delay

Search Result 297, Processing Time 0.024 seconds

A Routing Algorithm based on Deep Reinforcement Learning in SDN (SDN에서 심층강화학습 기반 라우팅 알고리즘)

  • Lee, Sung-Keun
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.16 no.6
    • /
    • pp.1153-1160
    • /
    • 2021
  • This paper proposes a routing algorithm that determines the optimal path using deep reinforcement learning in software-defined networks. The deep reinforcement learning model for learning is based on DQN, the inputs are the current network state, source, and destination nodes, and the output returns a list of routes from source to destination. The routing task is defined as a discrete control problem, and the quality of service parameters for routing consider delay, bandwidth, and loss rate. The routing agent classifies the appropriate service class according to the user's quality of service profile, and converts the service class that can be provided for each link from the current network state collected from the SDN. Based on this converted information, it learns to select a route that satisfies the required service level from the source to the destination. The simulation results indicated that if the proposed algorithm proceeds with a certain episode, the correct path is selected and the learning is successfully performed.

Integrated Circuit of a Peak Detector for Flyback Converter using a 0.35 um CMOS Process (0.35 um CMOS 공정을 이용한 플라이백 컨버터용 피크검출기의 집적회로 설계)

  • Han, Ye-Ji;Song, Han-Jung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.17 no.7
    • /
    • pp.42-48
    • /
    • 2016
  • In this paper, a high-precision peak detector circuit that detects the output voltage information of a fly-back converter is proposed. The proposed design consists of basic analog elements with only one operational amplifier and three transistors. Because of its simple structure, the proposed circuit can minimize the delay time of the detection process, which has a strong impact on the precision of the regulation aspect of the fly-back converter. Furthermore, by using an amplifier and several transistors, the proposed detector can be fully integrated on-chip, instead of using discrete circuit elements, such as capacitors and diodes, as in conventional designs, which reduces the production cost of the fly-back converter module. In order to verify the performance of the proposed scheme, the peak detector was simulated and implemented by using a 0.35 m MagnaChip process. The gained results from the simulation with a sinusoidal stimulus signal show a very small detection error in the range of 0.3~3.1%, which is much lower than other reported detecting circuits. The measured results from the fabricated chip confirm the simulation results. As a result, the proposed peak detector is recommended for designs of high-performance fly-back converters in order to improve the poor regulation aspect seen in conventional designs.

Design of a Block-Based 2D Discrete Wavelet Transform Filter with 100% Hardware Efficiency (100% 하드웨어 효율을 갖는 블록기반의 이차원 이산 웨이블렛 변환 필터 설계)

  • Kim, Ju-Young;Park, Tae-Guen
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.12
    • /
    • pp.39-47
    • /
    • 2010
  • This paper proposes a fully-utilized block-based 2D DWT architecture, which consists of four 1D DWT filters with two-channel QMF PR Lattice structure. For 100% hardware utilization, we propose a new method which processes four input values at the same time. On the contrary to the image-based 2D DWT which requires large memories, we propose a block-based 2D DWT so that we only need 2MN-3N of storages, where M and N stand for filter lengths and width of the image respectively. Furthermore, the proposed architecture processes in horizontal and vertical directions simultaneously so that it computes the DWT for an $N{\times}N$ image within a period of $N^2(1-2^{-2J})/3$. Compared to existing approaches, the proposed architecture shows 100% of hardware utilization and high throughput rate. However, the proposed architecture may suffer from the long critical path delay due to the cascaded lattices in 1D DWT filters. This problem can be mitigated by applying the pipeline technique with maximum four level. The proposed architecture has been designed with VerilogHDL and synthesized using DongbuAnam $0.18{\mu}m$ standard cell.

A Study on the Multiple Real Option Model for Evaluating Values based on Real Estate Development Scenario (다중 실물옵션을 활용한 시나리오기반 부동산 개발사업 가치평가 연구)

  • Jang, Mikyoung;Ku, Yohwan;Choi, Hyemi;Kwon, Tae-Hwan;Kim, Juhyung;Kim, Jaejun
    • Korean Journal of Construction Engineering and Management
    • /
    • v.16 no.5
    • /
    • pp.114-122
    • /
    • 2015
  • Real estate development requires significant amount of capital investment. The project duration has been increased according to its enlarged size. For this reason, cost overrun and time delay are important risk factors that should be managed properly. As a method to hedge the risk, varoius real option methods have been presented. However, conventional project value assesment methods such as NPV(Net Present Value) have weakness to support decision making by reflecting dynamic situations in terms of variation of cost and time. Furthermore, the decision making process is serious of actions rather than discrete event. The purpose of this paper is to present a multiple real option valuation method to overcome the deterministic aspect of real option presented in previous research and practice. The method is developed as following: firstly, to select the model that can be applied in the real estate development project through a survey from previous literature on real options analysis; secondly, to apply data from office development case in order to verify the model by applying conventional real option and multiple real option valuation. According to analysis result, multiple real option provides enhanced values comparing to NPV and single real option.

Performance Analysis of a Statistical Packet Voice/Data Multiplexer (통계적 패킷 음성 / 데이터 다중화기의 성능 해석)

  • 신병철;은종관
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.11 no.3
    • /
    • pp.179-196
    • /
    • 1986
  • In this paper, the peformance of a statistical packet voice/data multiplexer is studied. In ths study we assume that in the packet voice/data multiplexer two separate finite queues are used for voice and data traffics, and that voice traffic gets priority over data. For the performance analysis we divide the output link of the multiplexer into a sequence of time slots. The voice signal is modeled as an (M+1) - state Markov process, M being the packet generation period in slots. As for the data traffic, it is modeled by a simple Poisson process. In our discrete time domain analysis, the queueing behavior of voice traffic is little affected by the data traffic since voice signal has priority over data. Therefore, we first analyze the queueing behavior of voice traffic, and then using the result, we study the queueing behavior of data traffic. For the packet voice multiplexer, both inpur state and voice buffer occupancy are formulated by a two-dimensional Markov chain. For the integrated voice/data multiplexer we use a three-dimensional Markov chain that represents the input voice state and the buffer occupancies of voice and data. With these models, the numerical results for the performance have been obtained by the Gauss-Seidel iteration method. The analytical results have been verified by computer simylation. From the results we have found that there exist tradeoffs among the number of voice users, output link capacity, voic queue size and overflow probability for the voice traffic, and also exist tradeoffs among traffic load, data queue size and oveflow probability for the data traffic. Also, there exists a tradeoff between the performance of voice and data traffics for given inpur traffics and link capacity. In addition, it has been found that the average queueing delay of data traffic is longer than the maximum buffer size, when the gain of time assignment speech interpolation(TASI) is more than two and the number of voice users is small.

  • PDF

Radiosensitivity of Various Tissues of the Rat with Special Regard to Deoxycytidine -2-$^{14}C$ Metabolism in Vitro

  • Kang, Man-Sik
    • The Korean Journal of Zoology
    • /
    • v.15 no.1
    • /
    • pp.1-14
    • /
    • 1972
  • The effect of 400 R of whole-body X-irradiation on DNA synthesis, DNA degradation, CdR-aminohydrolase activity and oxygen uptake in the liver, spleen and thymus of the rat has been studied in connection with the radiosensitivity of these tissues. The rate of CdR-2-$^14 C$ incorporation has been followed during the postirradiation period and has been correlated with the increased levels of CdR-aminohydrolase activity druing this period. The postirradiation period comprises radiation reaction and tissue regeneration periods. During the period of radiation reaction, markedly decreased precursor incorporation, decreased tissue levels of DNA and decreased uptake of oxygen are noted as well as an increase in the CdR-aminohydrolase activity. The period of regeneration appears to consist in two discrete phases. The first phase reveals a return of CdR-aminohydrolase activity and the second phase is highlighted by a markedly increased rate of labeled CdR incorporation. Various events occurring during the radiation reaction period and the regeneration period in the three tissues studied can be considered qualitatively the same, differing only in the degree of acute cell death, in the duration of the delay of DNA synthesis in the sruviving cells, and in the rate of recovery resulting from accelerated cell replication during the period of regeneration. A possible biochemical mechanism involved in the DNA synthesis and degradation, in connection with the inreased levels of CdR-aminohydrolase after irradiation, has been briefly discussed.

  • PDF

A digital Audio Watermarking Algorithm using 2D Barcode (2차원 바코드를 이용한 오디오 워터마킹 알고리즘)

  • Bae, Kyoung-Yul
    • Journal of Intelligence and Information Systems
    • /
    • v.17 no.2
    • /
    • pp.97-107
    • /
    • 2011
  • Nowadays there are a lot of issues about copyright infringement in the Internet world because the digital content on the network can be copied and delivered easily. Indeed the copied version has same quality with the original one. So, copyright owners and content provider want a powerful solution to protect their content. The popular one of the solutions was DRM (digital rights management) that is based on encryption technology and rights control. However, DRM-free service was launched after Steve Jobs who is CEO of Apple proposed a new music service paradigm without DRM, and the DRM is disappeared at the online music market. Even though the online music service decided to not equip the DRM solution, copyright owners and content providers are still searching a solution to protect their content. A solution to replace the DRM technology is digital audio watermarking technology which can embed copyright information into the music. In this paper, the author proposed a new audio watermarking algorithm with two approaches. First, the watermark information is generated by two dimensional barcode which has error correction code. So, the information can be recovered by itself if the errors fall into the range of the error tolerance. The other one is to use chirp sequence of CDMA (code division multiple access). These make the algorithm robust to the several malicious attacks. There are many 2D barcodes. Especially, QR code which is one of the matrix barcodes can express the information and the expression is freer than that of the other matrix barcodes. QR code has the square patterns with double at the three corners and these indicate the boundary of the symbol. This feature of the QR code is proper to express the watermark information. That is, because the QR code is 2D barcodes, nonlinear code and matrix code, it can be modulated to the spread spectrum and can be used for the watermarking algorithm. The proposed algorithm assigns the different spread spectrum sequences to the individual users respectively. In the case that the assigned code sequences are orthogonal, we can identify the watermark information of the individual user from an audio content. The algorithm used the Walsh code as an orthogonal code. The watermark information is rearranged to the 1D sequence from 2D barcode and modulated by the Walsh code. The modulated watermark information is embedded into the DCT (discrete cosine transform) domain of the original audio content. For the performance evaluation, I used 3 audio samples, "Amazing Grace", "Oh! Carol" and "Take me home country roads", The attacks for the robustness test were MP3 compression, echo attack, and sub woofer boost. The MP3 compression was performed by a tool of Cool Edit Pro 2.0. The specification of MP3 was CBR(Constant Bit Rate) 128kbps, 44,100Hz, and stereo. The echo attack had the echo with initial volume 70%, decay 75%, and delay 100msec. The sub woofer boost attack was a modification attack of low frequency part in the Fourier coefficients. The test results showed the proposed algorithm is robust to the attacks. In the MP3 attack, the strength of the watermark information is not affected, and then the watermark can be detected from all of the sample audios. In the sub woofer boost attack, the watermark was detected when the strength is 0.3. Also, in the case of echo attack, the watermark can be identified if the strength is greater and equal than 0.5.