• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.40 no.10
• /
• pp.1994-2005
• /
• 2015

Voice over IP (VoIP) is a technology for the delivery of voice communications and multimedia sessions over Internet Protocol (IP) networks. Instead of being transmitted over a circuit-switched network, however, the digital information is packetized, and transmission occurs in the form of IP packets over a packet-switched network which consist of several layers of computers. VoIP Service that used the various techniques has many advantages such as a voice Service, multimedia and additional service with cheap cost and so on. But the various frauds arises using VoIP because VoIP has the existing vulnerabilities at the Internet and based on complex technologies, which in turn, involve different components, protocols, and interfaces. According to research results, during in 2012, 46 % of fraud calls being made in VoIP. The revenue loss is considerable by fraud call. Among we will analyze for Toll Bypass Fraud by the SIM Box that occurs mainly on the international call, and propose the measures that can detect. Typically, proposed solutions to detect Toll Bypass fraud used DPI(Deep Packet Inspection) based on a variety of detection methods that using the Signature or statistical information, but Fraudster has used a number of countermeasures to avoid it as well. Particularly a Fraudster used countermeasure that encrypt VoIP Call Setup/Termination of SIP Signal or voice and both. This paper proposes the solution that is identifying equipment of Toll Bypass fraud using those countermeasures. Through feature of Voice traffic analysis, to detect involved equipment, and those behavior analysis to identifying SIM Box or Service Sever of VoIP Service Providers.

• Journal of IKEEE
• /
• v.7 no.2 s.13
• /
• pp.236-244
• /
• 2003

In this paper, RF and IF circuits for mobile terminals which have usually been implemented using expensive BiCMOS processes are designed using CMOS circuits, and a Tx CMOS RF/IF single chip for PCS applications is designed. The designed circuit consists of an IF block including an IF PLL frequency synthesizer, an IF mixer, and a VGA and an RF block including a SSB RF mixer and a driver amplifier, and performs all transmit signal processing functions required between digital baseband and the power amplifier. The phase noise level of the designed IF PLL frequency synthesizer is -114dBc/Hz@100kHz and the lock time is less than $300{\mu}s$. It consumes 5.3mA from a 3V power supply. The conversion gain and OIP3 of the IF mixer block are 3.6dB and -11.3dBm. It consumes 5.3mA. The 3dB frequencies of the VGA are greater than 250MHz for all gain settings. The designed VGA consumes 10mA. The designed RF block exhibits a gain of 14.93dB and an OIP3 of 6.97dBm. The image and carrier suppressions are 35dBc and 31dBc, respectively. It consumes 63.4mA. The designed circuits are under fabrication using a $0.35{\mu}m$ CMOS process. The designed entire chip consumes 84mA from a 3V supply, and its area is $1.6㎜{\times}3.5㎜$.

• Journal of rehabilitation welfare engineering & assistive technology
• /
• v.10 no.3
• /
• pp.237-242
• /
• 2016

The major advantage of slip-ring technology in Spiral CT is that it facilitates continuous rotation of the x-ray tube, so that volume data can be acquired from a patient quickly. Not only for such a fast scan, but also for the dose reduction purpose, high signal-to-noise ratio and fast data acquisition system is required. In this study, we have built a multi-channel photodetector and multi-channel data acquisition system for CT application. The detector module consisted of CdWO4 crystal and Si photodiode in 16 channels. For the performance test of the preamplifier stage, both the transimpedance and switched integrator types are optimized for the photodetector modules. Switched integrator showed better noise performance in the limited bandwidth which is suitable for the current CT application. The control sequence for data acquisition and 20 bit ADC is designed with VHDL(Very High Speed Integrated Circuit Hardware Description Language) and implemented on FPGA(Field Programmable Gate Array) chip. Our Si photodiode detector module coupled to CdWO4 crystal showed comparable signal with other commercially available photodiode for CT. Switched integrator type showed higher SNR but narrower bandwidth compared to transimpedance preamplifier. Digital hardware is designed by FPGA, so that the control signal could be redesigned without hardware alteration.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.16 no.12
• /
• pp.1336-1347
• /
• 1991

In this paper, The PC interface for packet terminal of ISDN is designed and implemented in order to build packet communication networks which share computer resources and exchange informations between computer in the ISDN environment. The PC interface for packet terminal of ISDN constitutes S interface handler part which controls functions of ISDN layer1 and layer 2, constitutes packet handler part which controls services of X.25 protocol in the packet level.Where, The function of ISDN layer1 provides rules of electrical and mechanical characteristics, services for ISDN layer 2. The function of ISDN layer 2 provides function of LAPD procedure, services for X.25 The X.25 specifies interface between DCE and DTE for terminals operrating in the packet mode. The S interface handler part is orfanized by Am 79C30 ICs manufactured by Advanecd Micro Devices. ISDN packet handler part is organiged by AmZ8038 for FIFO for the purpose of D channel. The common signal procedure for D channel is controlled by Intel's 8086 microprocessor. The S interface handler part is based on ISDN layer1,2 is controlled by mail box in order to communicate between layers. The ISDN packet handler part is based on module in the X.25 lebel. The communication between S interface handler part and ISDN packet handler part is organized by interface controller.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.11 no.7
• /
• pp.2549-2558
• /
• 2010

A Remote Vital Sign Monitor is an in-home healthcare system designed to wirelessly monitor core-body temperature. The Remote Vital Sign Monitor provides accuracy and features which are comparable to hospital equipment while minimizing cost with ease-of-use. It has two parts, a bandage and a monitor. The bandage and the monitor both use the Chipcon2430(CC2430) which contains an integrated 2.4GHz Direct Sequence Spread Spectrum radio. The CC2430 allows Remote Vital Sign Monitor to operate at over a 100-foot indoor radius. A simple user interface allows the user to set an upper temperature and a lower temperature that is monitored with respect to the core-body temperature. If the core-body temperature exceeds the one of two defined temperatures, the alarm will sound. The alarm is powered by a low-voltage audio amplifier circuit which is connected to a speaker. In order to accurately calculate the core-body temperature, the Remote Vital Sign Monitor must utilize an accurate temperature sensing device. The thermistor selected from GE Sensing satisfies the need for a sensitive and accurate temperature reading. The LCD monitor has a screen size that measures 64.5mm long by 16.4mm wide and also contains back light, and this should allow the user to clearly view the monitor from at least 3 feet away in both light and dark situations.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.30 no.2
• /
• pp.155-161
• /
• 2010

Recently, the electromagnetic techniques of the eddy current testing(ECT), alternating current field testing, magnetic flux leakage testing and remote field testing have been used as a nondestructive evaluation method based on the electromagnetic induction. The eddy current testing is now widely accepted as a NDE method for the heat exchanger tube in the electric power industry, chemical, shipbuilding, and military. The ECT system mainly consists of the synthesizer module, analog module, analog-to-digital converter, power supplier, and data acquisition and analysis program. In this study, the synthesizer module and the analog module which are essential to the ECT system were primarily developed. The developed ECT system is basically a multifrequency type which is able to inject the maximum four frequencies based on the frequency and time domain multiplexing method. Conclusively, we confirmed that the EC signal was processed appropriately in each circuit modules, and the Lissajous EC signal was displayed in the impedance plane.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.12 no.7
• /
• pp.1235-1242
• /
• 2008

In this paper, x-ray image sensor of photon counting type having a $32{\times}32$ pixel array is designed with $0.18{\mu}m$ triple-well CMOS process. Each pixel of the designed image sensor has an area of loot $100{\times}100\;{\mu}m2$ and is composed of about 400 transistors. It has an open pad of an area of $50{\times}50{\mu}m2$ of CSA(charge Sensitive Amplifier) with x-ray detector through a bump bonding. To reduce layout size, self-biased folded cascode CMOS OP amp is used instead of folded cascode OP amp with voltage bias circuit at each single-pixel CSA, and 15-bit LFSR(Linear Feedback Shift Register) counter clock generator is proposed to remove short pulse which occurs from the clock before and after it enters the counting mode. And it is designed that sensor data can be read out of the sensor column by column using a column address decoder to reduce the maximum current of the CMOS x-ray image sensor in the readout mode.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.30 no.6
• /
• pp.467-478
• /
• 2019

This paper describes the development and measurement results of a wide-band planar active phase array antenna system for an electronic warfare jamming transmitter. The system is designed as an $8{\times}8$ triangular lattice array using a $45^{\circ}$ slant wide-band antenna. The 64-element transmission channel is composed of a wide-band gallium nitride(GaN) solid state power amplifier and a gallium arsenide(GaAs) multi-function core chip(MFC). Each GaAs MFC includes a true-time delay circuit to avoid a wide-band beam squint, a digital attenuator, and a GaAs drive amplifier to electronically steer the transmitted beam over a ${\pm}45^{\circ}$ azimuth angle and ${\pm}25^{\circ}$ elevation angle scan. Measurement of the transmitted beam pattern is conducted using a near-field measurement facility. The EIRP of the designed system, which is 9.8 dB more than the target EIRP performance(P), and the ${\pm}45^{\circ}$ azimuth and ${\pm}25^{\circ}$ elevation beam steering fulfill the desired specifications.

• Korean Journal of Remote Sensing
• /
• v.38 no.5_2
• /
• pp.725-735
• /
• 2022

Currently, disasters occurring in Korea are characterized by unpredictability and complexity. Due to these features, property damage and human casualties are increasing. Since the initial response process of these disasters is directly related to the scale and the spread of damage, optimal decision-making is essential, and information of the site must be obtained through timely applicable sensors. However, it is difficult to make appropriate decisions because indiscriminate information is collected rather than necessary information in the currently operated Disaster and Safety Situation Office. In order to improve the current situation, this study proposed a framework that quickly collects various disaster image information, extracts information required to support decision-making, and utilizes it. To this end, a web-based display system and a smartphone application were proposed. Data were collected close to real time, and various analysis results were shared. Moreover, the capability of supporting decision-making was reviewed based on images of actual disaster sites acquired through CCTV, smartphones, and UAVs. In addition to the reviewed capability, it is expected that effective disaster management can be contributed if institutional mitigation of the acquisition and sharing of disaster-related data can be achieved together.

• Korean Chemical Engineering Research
• /
• v.49 no.5
• /
• pp.582-587
• /
• 2011

Holdup characteristics of bubble, wake and continuous liquid phases were investigated in bubble columns with viscous liquid media. Effects of column diameter(0.051, 0.076, 0.102 and 0.152 m ID), gas velocity($U_G$=0.02~0.16 m/s) and liquid viscosity(${\mu}_L$=0.001~0.050 $Pa{\cdot}s$) of continuous liquid media on the holdups of bubble, wake and continuous liquid phases were discussed. The three phase such as bubble, wake and continuous liquid phases were classified successfully by adapting the dual electrical resistivity probe method. Compressed filtered air and water or aqueous solutions of CMC(Carboxy Methyl Cellulose) were used as a gas and a liquid phase, respectively. To detect the wake as well as bubble phases in the bubble column continuously, a data acquisition system(DT 2805 Lab Card) with personal computer was used. The analog signals obtained from the probe circuit were processed to produce the digital data, from which the wake phase was detected behind the multi-bubbles as well as single bubbles rising in the bubble columns. The holdup of bubble and wake phases decreased but that of continuous liquid media increased, with an increase in the column diameter or liquid viscosity. However, the holdup of bubble and wake phases increased but that of continuous media decreased with an increase in the gas velocity. The holdup ratio of wake to wake to bubble phase decreased with an increase in the column diameter or gas velocity, however, increased with an increase in the viscosity of con-tinuous liquid media. The holdups of bubble, wake and continuous liquid media could be correlated in terms of operating variables within this experimental conditions as: ${\varepsilon}_B=0.043D^{-0.18}U_G^{0.56}{\mu}_L^{-0.13}$, ${\varepsilon}_W=0.003D^{-0.85}U_G^{0.46}{\mu}_L^{-0.10}$, ${\varepsilon}_C=1.179D^{0.09}U_G^{-0.13}{\mu}_L^{0.04}$.