• Title/Summary/Keyword: digital signal process

Search Result 527, Processing Time 0.029 seconds

Design of QPSK Ultrasonic Transceiver For Underwater Communication (수중 통신을 위한 QPSK 초음파 송수신기의 설계)

  • Cho Nai-Hyun;Kim Duk-Yung;Kim Yong-Deuk;Chung Yun-Mo
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.43 no.3 s.309
    • /
    • pp.51-59
    • /
    • 2006
  • In this paper, we propose an excellent ultrasonic transceiver system based on a QPSK modulation technique for underwater communication. The transmitter sends a still image at the level of 187dB re $1{\mu}Pa/V@1m$ through a power amplifier by driving an ultrasonic sensor. The receiver performs digital conversion at the 100kHz sampling frequency, demodulation and decoding process for the image sent from the transmitter through the underwater communication. We have shown that the processed image at the receiver is almost the same as the orignal one. The maximum detection distance of the system proposed in this paper is approximately 1.17km. To cope with the difficulties of transmission loss, this paper proposes, implements and analyzes important parameters of sensors and circuits used in the system. Most of the underwater communication has focused on the transmission of audio signal, but this paper suggests an efficient underwater communication system for still image transmission.

Design and Implementation of a Low-Complexity Real-Time Barrel Distortion Corrector for Wide-Angle Cameras (광각 카메라를 위한 저 복잡도 실시간 베럴 왜곡 보정 프로세서의 설계 및 구현)

  • Jeong, Hui-Seong;Kim, Won-Tae;Lee, Gwang-Ho;Kim, Tae-Hwan
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.6
    • /
    • pp.131-137
    • /
    • 2013
  • The barrel distortion makes serious problems in a wide-angle camera employing a lens of a short focal length. This paper presents a low-complexity hardware architecture for a real-time barrel distortion corrector and its implementation. In the proposed barrel distortion corrector, the conventional algorithm is modified so that the correction is performed incrementally, which results in the reduction of the number of required hardware modules for the distortion correction. The proposed barrel distortion corrector has a pipelined architecture so as to achieve a high-throughput correction. The correction rate is 74.86 frames per sec at the operating frequency of 314MHz in a $0.11{\mu}m$ CMOS process, where the frame size is $2048{\times}2048$. The proposed barrel distortion corrector is implemented with 14.3K logic gates.

Image System Using Dual Energy Detector (이중 에너지 검출기를 이용한 영상 시스템)

  • Yeo, Hwa-Yeon
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.11 no.9
    • /
    • pp.3517-3523
    • /
    • 2010
  • Single exposure dual X-ray imaging can be used to separate soft and dense-material images for medical and industrial applications. This study keep focusing baggage inspection system(BIS) specifically. New detector modules for single exposure dual X-ray imaging are consisted of low energy detector (LED) and high energy detector (HED). First, the optimized thickness of copper filter coupled HED to separate low energy and high energy was simulated by the given X-ray energy (140 kVp, 1 mA) using Monte Carlo simulation codes, MCNPX. So as a result of simulation, the copper filter thickness is 0.7 mm. For the design of PIN photodiode, ATLAS device simulation tool was used. 16 channels PIN photodiode of 1.5 mm ${\times}$ 3.2 mm for Dual X-ray imaging detector was fabricated in the process of ETRI. And its dark current and quantum efficiency, terminal capacitance were measured. It was proven that the Lanex Fast B coupled HED were a sufficient candidate to replace the CsI(Tl) commerced in dual X-ray system, since these give a strong signal, overcoming system noise. Finally dual X-ray image was acquired through correction of the LED X-ray Image and the HED X-ray Image.

A Study on the Parameter Identification of a Brushless DC Motor (브러시리스 직류전동기의 파라미터 동정에 관한 연구)

  • 임영철;조경영;정영국;김영민;장영학
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.7 no.2
    • /
    • pp.41-50
    • /
    • 1993
  • This paper describes an effort to develop a microcomputer-based parameter identification system for three phase and two phase brushless DC motor. Back EMF equation is derived from back EMF waveform of three phase and two phase brushless DC motor. In this paper, a new identification algorithm for the brushless DC motor parameters by Pasek's technique is developed. It is found that Pasek's equation is valid for the brushless DC motor, too. The results obtained clearly shows that it is possible to implement the identification system for the determination of the brushless DC motor parameters. To minimize errors due to the ripple component in the measured armature current, digital averaging firis employed. The whole identification process of signal generation, measuring, parameter determination is fully automated. The use of the propod method in the parameter identifition system shows that the averaged current curve is in excellent agreement with the estimated current curve. Therefore, this close agreement confirms the validity of this technique.

  • PDF

Sound Monitoring System of Machining using the Statistical Features of Frequency Domain and Artificial Neural Network (주파수 영역의 통계적 특징과 인공신경망을 이용한 기계가공의 사운드 모니터링 시스템)

  • Lee, Kyeong-Min;Vununu, Caleb;Lee, Suk-Hwan;Kwon, Ki-Ryong
    • Journal of Korea Multimedia Society
    • /
    • v.21 no.8
    • /
    • pp.837-848
    • /
    • 2018
  • Monitoring technology of machining has a long history since unmanned machining was introduced. Despite the long history, many researchers have presented new approaches continuously in this area. Sound based machine fault diagnosis is the process consisting of detecting automatically the damages that affect the machines by analyzing the sounds they produce during their operating time. The collected sound is corrupted by the surrounding work environment. Therefore, the most important part of the diagnosis is to find hidden elements inside the data that can represent the error pattern. This paper presents a feature extraction methodology that combines various digital signal processing and pattern recognition methods for the analysis of the sounds produced by tools. The magnitude spectrum of the sound is extracted using the Fourier analysis and the band-pass filter is applied to further characterize the data. Statistical functions are also used as input to the nonlinear classifier for the final response. The results prove that the proposed feature extraction method accurately captures the hidden patterns of the sound generated by the tool, unlike the conventional features. Therefore, it is shown that the proposed method can be applied to a sound based automatic diagnosis system.

Development of High Speed Peak-hold Circuit for Gamma-ray (감마선용 고속 피크홀드회로의 개발)

  • Choi, Ki-seong;Che, Gyu-shik
    • Journal of Advanced Navigation Technology
    • /
    • v.20 no.6
    • /
    • pp.612-616
    • /
    • 2016
  • Gamma-ray must be detected and processed immedietely after generation of it in the circumstances where it exists. Software methology may be used to process randomly generated signals, but its memory size and processing time become large. By the way, the hardware circuit to detect randomly generated signals is generalized in industrial site, while those circuits are not able to answer to the cases whose amplitude are very small and also speed high. We researched and developed hardware based peak-hold circuit that is able to detect peaks of gamma-ray signals through direct reading out their values by ADC at the time of maximum reaching for the small amplitude and high speed signals, and proposed and estimated its results in this paper. This peak-hold circuit is adequate to use in the radiation circumstances in which the gamma-rays are heavy because its circuit can catch high speed signals efficiently without software signal processing supports.

An Optimal Implementation of Object Tracking Algorithm for DaVinci Processor-based Smart Camera (다빈치 프로세서 기반 스마트 카메라에서의 객체 추적 알고리즘의 최적 구현)

  • Lee, Byung-Eun;Nguyen, Thanh Binh;Chung, Sun-Tae
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2009.05a
    • /
    • pp.17-22
    • /
    • 2009
  • DaVinci processors are popular media processors for implementing embedded multimedia applications. They support dual core architecture: ARM9 core for video I/O handling as well as system management and peripheral handling, and DSP C64+ core for effective digital signal processing. In this paper, we propose our efforts for optimal implementation of object tracking algorithm in DaVinci-based smart camera which is being designed and implemented by our laboratory. The smart camera in this paper is supposed to support object detection, object tracking, object classification and detection of intrusion into surveillance regions and sending the detection event to remote clients using IP protocol. Object tracking algorithm is computationally expensive since it needs to process several procedures such as foreground mask extraction, foreground mask correction, connected component labeling, blob region calculation, object prediction, and etc. which require large amount of computation times. Thus, if it is not implemented optimally in Davinci-based processors, one cannot expect real-time performance of the smart camera.

  • PDF

An Integrated Si BiCMOS RF Transceiver for 900 MHz GSM Digital Handset Application (I) : RF Receiver Section (900MHz GSM 디지털 단말기용 Si BiCMOS RF송수신 IC개발 (I) : RF수신단)

  • Park, In-Shig;Lee, Kyu-Bok;Kim, Jong-Kyu;Kim, Han-Sik
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.35S no.9
    • /
    • pp.9-18
    • /
    • 1998
  • A single RF transceiver chip for an extended GSM handset application was designedm, fabricated and evaluated. A RFIC was fabricated by using silicon BiCMOS process, and then packaged in 80 pin TQFP of $10 {\times} 10 mm^{2}$ in size. As a result, it was achieved guite reasonable integraty and good RF performance at the operation voltage of 3.3V. This paper describes development results of RF receiver section of the RFIC, which includes LNA, down conversion mixer, AGC, switched capacitor filter and down sampling mixer. The test results show that RF receiver section is well operated within frequency range of 925 ~960 MHz, which is defined on the extended GSM specification (E-GSM). The receiver section also reveals moderate power consumption of 67 mA and minimum detectable signal of -105 dBm.

  • PDF

6-Gbps Single-ended Receiver with Continuous-time Linear Equalizer and Self-reference Generator (기준 전압 발생기와 연속 시간 선형 등화기를 가진 6 Gbps 단일 종단 수신기)

  • Lee, Pil-Ho;Jang, Young-Chan
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.9
    • /
    • pp.54-61
    • /
    • 2016
  • A 6-Gbps single-ended receiver with a linear equalizer and a self-reference generator is proposed for a high-speed interface with the double data rate. The proposed single-ended receiver uses a common gate amplifier to increase a voltage gain for an input signal with low voltage level. The continuous-time linear equalizer which reduces gain to the low frequencies and achieves high-frequency peaking gain is implemented in the common gate amplifier. Furthermore, a self-reference generator, which is controlled with the resolution 2.1 mV using digital averaging method, is implemented to maximize the voltage margin by removing the offset noise of the common gate amplifier. The proposed single-ended receiver is designed using a 65-nm CMOS process with 1.2-V supply and consumes the power of 15 mW at the data rate of 6 Gbps. The peaking gain in the frequency of 3 GHz of the designed equalizer is more than 5 dB compared to that in the low frequency.

Dual Mode Buck Converter Capable of Changing Modes (모드 전환 제어 가능한 듀얼 모드 벅 변환기)

  • Jo, Yong-min;Lee, Tae-Heon;Kim, Jong-Goo;Yoon, Kwang Sub
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.10
    • /
    • pp.40-47
    • /
    • 2016
  • In this paper, a dual mode buck converter with an ability to change mode is proposed, which is suitable particularly for portable device. The problem of conventional mode control circuit is affected by load variation condition such as suddenly or slowly. To resolve this problem, the mode control was designed with slow clock method. Also, when change from the PFM(Pulse Frequency Modulation) mode to the PWM(Pulse Width Modulation) mode, to use the counter to detect a high load. And the user can select mode transition point in load range from 20mA to 90mA by 3 bit digital signal. The circuits are implemented by using BCDMOS 0.18um 2-polt 3-metal process. Measurement environment are input voltage 3.7V, output voltage 1.2V and load current range from 10uA to 500mA. And measurement result show that the peak efficiency is 86% and ripple voltage is less 32mV.