• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2004년도 춘계학술대회 논문집 전기기기 및 에너지변환시스템부문
• /
• pp.103-105
• /
• 2004

In this paper, a novel control scheme compensating for source voltage unbalance and current harmonics and power factor simultaneously in unified active power filter systems combined with shunt passive filters is proposed, where no low/high-pass filter are used in deriving the reference voltage for compensation. Using digital all-pass filters, the phase angle and the reference voltages compensating for harmonic current and unbalanced voltage are derived from the positive sequence component of the unbalanced voltage. The amplitude of d-axis current in a series filter is controlled as zero for power factor correction. The validity of the proposed control scheme has been verified by experimental results.

• 한국소음진동공학회:학술대회논문집
• /
• 한국소음진동공학회 2007년도 춘계학술대회논문집
• /
• pp.448-452
• /
• 2007

Many industrial operations require continuous or nearly-continuous operation of machines, which if interrupted can result in significant financial loss. The condition monitoring of these machines has received considerable attention recent years. Rapid developments in semiconductor, computing, and communication with a remote site have led to a new generation of sensor called "smart" sensors which are capable of wireless communication with a remote site. The purpose of this research is the development of smart sensor using which can on-line perform condition monitoring. This system is addressed to detect conditions that may lead to equipment failure when it is running. Moreover it will reduce condition monitoring expense using low cost MEMS accelerometer. This sensor can receive data in real-time or periodic time from MEMS accelerometer. Furthermore, this system is capable for signal preprocessing task (High Pass Filter, Low Pass Filter and Gain Amplifier) and analog to digital converter (A/D) which is controlled by CPU. A/D converter that converts 10bit digital data is used. This sensor communicates with a remote site PC using TCP/IP protocols. Wireless LAN contain IEEE 802.11i-PSK or WPA (PSK, TKIP) encryption. Developed sensor executes performance tests for data acquisition accuracy estimations.

• 전자공학회논문지A
• /
• 제33A권6호
• /
• pp.32-41
• /
• 1996

We propose the improved GMSK (gaussian-filtered minimum shift keying) quadrature modulator using the FIR(finite impulse response )filter whose coefficients are obtained form the differnce of phase response, and design its ASIC (applicaton specific integrated circuit) which can be used for GSM (global system for mobile communication) digital cellular system and DCS 1800 (digital cellular system at 1800MHz) personal communication system. Input data become quantized I and Q channel 10 bit signal through cosine and sine ROM mapping after being filtered by the FIR filter whose normalized bandwidth is 0.3 and designed by considering intersymbol interference as well as sampling ratio. These two signals become the GMSK modulated I and Q channel signal through DAC (digital-to-analog converter) and 7th order analog chebyshev LPF(low pass filter) respectively. The difference between the ideal analog signal and its digitized signal is analyzed in terms of sampling noise, quantization noise, truncation noise and coefficient noise. And the effect of the LPF following the DAC is considered. The ASIC design of the GMSK quadrature modulator is also confirmed by an experiment.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2000년도 하계학술대회 논문집
• /
• pp.532-535
• /
• 2000

We have fabricated a sensor system for on-line monitoring the oxygen permeability and diffusivity of six different polymer films using the miniaturized 6 cathode(Ag)-single anode(Ag/AgCl) type hexagonal oxygen electrode. This system consists of multiple input front-end electronics, signal conditioning circuit using the embedded microcontroller 80C196KC, PC interface circuit and PC with the OS for microcontroller and the operating program for this system. The digital low-[ass filter was programmed and the simulated filter characteristics were enough to eliminate the noise from sensor signal. According to the experimental results, the linearity coefficients of the output voltage to oxygen partial pressure for each sensor electrode of six cathode type oxygen sensor are 0.998, 0.997, 0.998, 0.997, 0.997, 0.997 respectively, and the response times are all within 4 minutes.

• 한국정보통신학회논문지
• /
• 제16권2호
• /
• pp.253-258
• /
• 2012

자연 샘플링 펄스폭 변조 방식을 디지털 영역에서 적용하기 위해서는 왜곡성능이 우수하고 계산 량이 적은 보간 필터가 필수적이다. 이를 위하여 본 논문에서는 변형된 패로우 구조를 기반으로 한 새로운 형태의 보간 필터를 제안 및 설계한다. 제안된 필터는 아날로그 신호 추정을 위해 단지 4개의 주변 샘플 값만을 필요로 하는 단순화된 구조를 가지므로 기존의 라그랑지 보간 필터와 비슷한 복잡도를 유지하면서 더 우수한 통과 대역 왜곡 특성을 보인다. 설계된 보간 필터를 이용하여 20 kHz 의 가청 주파수 대역에서 10-3 dB 의 최대 왜곡 편차를 달성하여 기존의 라그랑지 보간 방식과 비교하여 1/6 정도 감소된 최대 왜곡 편차 특성을 실현하였다.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제51권5호
• /
• pp.249-257
• /
• 2002

In this paper, a novel control scheme compensating source voltage unbalance and harmonic currents for the combined system of series active and shunt passive power filter is proposed, where no low/high-pass filters are used in deriving the reference voltage for compensation. The phase angle and the reference voltages compensating for harmonic current and unbalanced voltage are derived from the positive sequence component of the unbalanced voltage set, which is simply obtained by using digital all-pass filters. In order to remove the phase delay in generating the reference voltage for compensation, the reference of 5th and 7th harmonic components is predicted one-sampling ahead. The validity of the proposed scheme has been verified for 3[kVA] proto-type active power filter system.

• 전기학회논문지
• /
• 제62권7호
• /
• pp.1014-1019
• /
• 2013

Signal processing techniques based on fractional order calculus have been successfully applied in analyzing heavy-tailed non-Gaussian signals. It was found that the surface EMG signals from the muscles having nuero-muscular disease are best modeled by using the heavy-tailed non-gaussian random processes. In this regard, this paper describes an application of digital fractional order lowpass differentiators(FOLPD, weighted FOLPD) based on the fractional order calculus in detecting peaks of surface EMG signal. The performances of the FOLPD and WFOLPD are analyzed based on different filter length and varying MUAP wave shape from recorded and simulated surface EMG signals. As a results, the WFOLPD showed better SNR improving factors than the existing WLPD and to be more robust under the various surface EMG signals.

• 한국정밀공학회지
• /
• 제19권10호
• /
• pp.139-146
• /
• 2002

We developed a motion capture system to utilize informations on the human walking motion. The system is composed of the mechanical and electronic devices to obtain the joint angle data and the software to analyze the obtained data and to transform the data into the input for a biped walking robot. The mechanical system is composed of a pair of links with 3 revolute joints, on which potentiometers are attached on joint axes to sense rotation angles. Analog signals from potentiometers are transformed into the digital data through the low pass filter and the A/D converter, and then which are stored at the computer. We analyzed the walking characteristics by applying FFT to the digital data, and then performed a 3-D computer simulation using the data. Finally, We apply the processed data to a biped walking robot.

• 한국HCI학회:학술대회논문집
• /
• 한국HCI학회 2009년도 학술대회
• /
• pp.615-619
• /
• 2009

방향 적응적인 저대역 통과 필터를 사용한 보간 방식은 화소의 방향성에 따른 적응적인 필터 처리를 통하여 가로 세로의 비율이 다른 보간을 수행할 시 생기는 영상의 왜곡을 최소화한 방식이다. 본 방식은 하드웨어 적인 구현에 적합하도록 설계되었으며, 영상의 보간 시 사용하는 저대역 통과 필터 처리 강도의 조절이 용이하여 최종 영상의 선명도를 쉽게 변경 할 수 있다는 장점을 가지고 있다. 적은 연산량과 화질의 변경이 용이함으로 인하여, 본 기술은 디지털 카메라, CCTV, 평판 디스플레이 장치 등 영상 보간 기술이 필요한 영상 장비에 적용될 수 있다.

• Journal of Electrical Engineering and Technology
• /
• 제10권4호
• /
• pp.1655-1666
• /
• 2015

This paper proposes a new approach of Field Programmable Gate Array (FPGA) controlled digital implementation of shunt active power filter (SAPF) under steady state and dynamic operations. Typical implementations of SAPF uses microprocessor and digital signal processor (DSP) but it limited for complex algorithm structure, absence of feedback loop delays and their cost can be exceed the benefit they bring. In this paper, the hardware resources of an FPGA are configured and implemented in order to overcome conventional microcontroller or digital signal processor implementations. This proposed FPGA digital implementation scheme has very less execution time and boosts the overall performance of the system. The FPGA controller integrates the entire control algorithm of an SAPF, including synchronous reference frame transformation, phase locked loop, low pass filter and inverter current controller etc. All these required algorithms are implemented with a single all-on chip FPGA module which provides freedom to reconfigure for any other applications. The entire algorithm is coded, processed and simulated using Xilinx 12.1 ISE suite to estimate the advantages of the proposed system. The coded algorithm is also defused on a single all-on-chip Xilinx Spartan 3A DSP-XC3SD1800 laboratory prototype and experimental results thus obtained match with simulated counterparts under the dynamic state and steady state operating conditions.