• 제목/요약/키워드: digital correlator

검색결과 50건 처리시간 0.039초

디지털 상관기 성능 측정의 최적화 기법 (Optimization Methodology of Quality Measurement of Digital Correlator)

  • 염재환;정구영;노덕규;오세진;김광동;이창훈
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2006년도 하계종합학술대회
    • /
    • pp.371-372
    • /
    • 2006
  • In this paper, we propose a method that measures quality of digital correlator. Quality of digital correlator in field of image composition of radio astronomy have as important position for acquisition of radio wave image with high precision. Digital correlator should have wide bandwidth and high precision to study on deep space. Digital correlator, therefore, should be designed to have high speed processing and high precision. But, real time measurement of quality of digital correlator using acquisition data is difficult to compare accuracy of result because digital correlator should process a large quantity of data with high speed. Measurement method of quality, also, has intricate implementation of experiment equipment. this paper present methods that compose experiment equipment without external installation easily and verify quality of digital correlator perfectly.

  • PDF

GPS/GLONASS 수신기용 디지털 상관기 설계 (Digital Correlator Design for GPS/GLONASS Receiver)

  • 조득재;최일홍;박찬식;이상정
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2000년도 제15차 학술회의논문집
    • /
    • pp.275-275
    • /
    • 2000
  • This paper designs a digital correlator for the integrated GPS/GLONASS receiver consisting of DCO, carrier cycle counter, code generator, code phase counter, mixer, epoch counter, accumulator. It is designed using Verilog-HDL(Verilog-Hardware Description Language) and synthesized using EDA(Electronic Design Automation) tools. The performance of the designed digital correlator is verified by the functional simulation and real satellite tracking experiments.

  • PDF

6.0~18.0 GHz 주파수용 광대역 DFD 위상 상관기 설계 및 제작 (Design and Fabrication of Wideband DFD Phase Correlator for 6.0~18.0 GHz Frequency)

  • 최원;구경헌
    • 한국항행학회논문지
    • /
    • 제18권4호
    • /
    • pp.341-346
    • /
    • 2014
  • 본 논문은 6.0~18.0 GHz 대역에서 동작하는 광대역 디지털 주파수 변별기(DFD, digital frequency discriminator)의 위상 상관기(phase correlator)를 설계하고 제작하였으며, 제작된 DFD 위상 상관기의 I와 Q 신호를 측정하고, 주파수 변별 오차를 분석하였다. 믹서형 위상 상관기의 동작 특성에 대한 해석적 관계식을 유도하였으며, 위상 상관기에 포함되는 IQ 믹서(mixer)와 8-way 전력분배기(power divider)는 RF 시뮬레이션 툴(tool)을 이용하여 모델링하였다. 설계된 위상 상관기는 제작되어 측정하였다. 제작된 위상 상관기의 I와 Q 출력신호를 측정하여 제시하였으며, 측정된 I와 Q 출력신호를 이용하여 위상오차(phase error)와 주파수 변별오차(frequency discrimination error)를 나타내었다. 위상 상관기의 평균 위상오차(phase error)는 $4.81^{\circ}$, RMS(root mean square)이고, 주파수 변별 오차는 1.49 MHz, RMS 이다.

Research on Digital Complex-Correlator of Synthetic Aperture Radiometer: theory and simulation result

  • Jingye, Yan;Ji, Wu;Yunhua, Zhang;Jiang, Changhong;Tao, Wang;Jianhua, Ren;Jingshan, Jiang
    • 대한원격탐사학회:학술대회논문집
    • /
    • 대한원격탐사학회 2002년도 Proceedings of International Symposium on Remote Sensing
    • /
    • pp.587-592
    • /
    • 2002
  • A new digital correlator fur an airborne synthetic aperture radiometer was designed in order to replace the conventional analog correlator unit which will become very complicated while the number of channels is increasing. The digital correlator uses digital IQ demodulator instead of the intermediate frequency (IF) phase shifter to make the correlation processing performed digitally at base band instead of analogly at IF. This technique has been applied to the digital receiver in softradio. The down-converted IF signals from each pair of receiver channels become low rate base-band digital signals after under-sampled, Digitally Down-Converted (DDC), decimated and filtered by FIR filters. The digital signals are further processed by two digital multipliers (complex correlation), the products are integrated by the integrators and finally the outputs from the integrators compose of the real part and the imaginary part of a sample of the visibility function. This design is tested by comparing the results from digital correlators and that from analog correlators. They are agreed with each other very well. Due to the fact that the digital correlators are realized with the help of Analog-Digital Converter (ADC) chips and the FPGA technology, the realized volume, mass, power consumption and complexity turned out to be greatly reduced compared with that of the analog correlators. Simulations show that the resolution of ADC has an influence on the synthesized antenna patterns, but this can be neglected if more than 2bit is used.

  • PDF

체적 홀로그램을 이용한 광정보처리 기술에 관한 연구 (A Study on Optical Information Processing using Volume Hologram)

  • 조종덕;김규태
    • 디지털산업정보학회논문지
    • /
    • 제5권2호
    • /
    • pp.51-76
    • /
    • 2009
  • In this paper, a new hybrid opto-digital multiple information hiding and real-time extracting system was suggested and implemented using a volume holographic optical correlator. The multiple information hiding system in which the multiple information can be hided in an arbitrary cover image was digitally implemented by using the combination of pseudo random sequence and Hadamard matrix. In addition, a real-time optical extraction system in which the hided multiple information in a cover image can be extracted in real-time was implemented by using a volume holographic optical correlator. In the VanderLugt-type holographic optical correlator used in this experiment, the multiful matched spatial filters corresponding each of the hided informations were recorded in a photorefractive crystal by using the moving window-based angular multiplexing scheme.

비동기식 디지털 상관기를 이용한 직접부호계열 확산신호의 초기동기에 관한 연구 (A Study on Acquisition of Direct Sequence Spread Spectrum Signal Using Non-coherent Digital Correlator)

  • 이정훈;이충웅
    • 대한전자공학회논문지
    • /
    • 제24권1호
    • /
    • pp.1-9
    • /
    • 1987
  • In this paper, the acquisition performance of a receiver that utilizes a non-coherent digital correlator is analyzed. In order to analyze the acquisition performance, the probability density function of a receiver output random variable has been derived approximately. Using this function, the acquisition performance of the coarse acquisition code receiver in a global positioning system is analyzed.

  • PDF

Correlator Design for L1/L2C GPS Signal

  • Chang, Jae-Won;Kim, Keun-Taek;Lee, Sang-Jeong
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2003년도 ICCAS
    • /
    • pp.2623-2626
    • /
    • 2003
  • GPS provides two services which include SPS(Standard Positioning Service) and PPS(Precise Positioning Service). While SPS users can navigate in more precise due to cancellation of SA(Selective Availability), SPS users has still less precision navigation than PPS users. L1/L2CS integrated receiver can provide more precise navigation to SPS users because the delay of Ionosphere will be cancelled by using two frequencies (L1 and L2). This paper designs an integrated L1/L2CS digital correlator to prepare the L2C signal that will be provided in 2003. Also L2CS transmitter is designed to confirm L2CS correlator.

  • PDF

Initial Timing Acquisition for Binary Phase-Shift Keying Direct Sequence Ultra-wideband Transmission

  • Kang, Kyu-Min;Choi, Sang-Sung
    • ETRI Journal
    • /
    • 제30권4호
    • /
    • pp.495-505
    • /
    • 2008
  • This paper presents a parallel processing searcher structure for the initial synchronization of a direct sequence ultra-wideband (DS-UWB) system, which is suitable for the digital implementation of baseband functionalities with a 1.32 Gsample/s chip rate analog-to-digital converter. An initial timing acquisition algorithm and a data demodulation method are also studied. The proposed searcher effectively acquires initial symbol and frame timing during the preamble transmission period. A hardware efficient receiver structure using 24 parallel digital correlators for binary phase-shift keying DS-UWB transmission is presented. The proposed correlator structure operating at 55 MHz is shared for correlation operations in a searcher, a channel estimator, and the demodulator of a RAKE receiver. We also present a pseudo-random noise sequence generated with a primitive polynomial, $1+x^2+x^5$, for packet detection, automatic gain control, and initial timing acquisition. Simulation results show that the performance of the proposed parallel processing searcher employing the presented pseudo-random noise sequence outperforms that employing a preamble sequence in the IEEE 802.15.3a DS-UWB proposal.

  • PDF

디지털 PN 초기 동기장치의 성능 (Performance of a digital PN Sequence Acquisition System)

  • 김윤관;은종관;류승문
    • 대한전자공학회논문지
    • /
    • 제21권6호
    • /
    • pp.105-114
    • /
    • 1984
  • 본 논문에서는 direct sequence(DS) 방식을 이용한 spread spectrum system에 사용할 수 있는 빠른 초기 동기 방법을 제안하였다. 수식적인 모델을 세우고 해석을 한 후 computer simulation을 거쳐 제안된 system의 성능을 분석하여 sliding correlator에 비해 우수함을 입증하였다. 입력 신호의 signal-to-noise ratio(SNR)가 -18dB에서 초기 동기 시간이 45ms 소요되었다. 이 방법의 hardsware 구현과 실험 결과도 설명하였다.

  • PDF

셀룰라 이동 통신에서 NNAC를 이용한 협대역 간섭 신호 제어 (A NNAC using narrowband interference signal control in cellular mobile communication systems)

  • 조현섭
    • 한국산학기술학회논문지
    • /
    • 제10권3호
    • /
    • pp.542-546
    • /
    • 2009
  • 본 논문은 신경망을 이용한 간섭 신호 제어로써 합성 다층 퍼셉트론에 입각하여 셀룰라 이동통신에서의 수신된 신호들을 역전파 학습알고리즘을 이용하여 검파하는 것에 대하여 소개하였다. 그리고 컴퓨터 시뮬레이션 결과를 통하여 co-channel간섭과 협대역 간섭의 실제 음색에서 기존에 쓰여진 Rake수신기보다 더 낮은 비트 오차 확률을 가지는 NNAC(neural network adaptive correlator)에 대하여 분석 고찰하였다.