• Journal of Power Electronics
• /
• 제10권3호
• /
• pp.262-269
• /
• 2010

This paper proposes a practical design for a Cascaded H-Bridge Multilevel (CHBM) inverter based on Power Electronics Building Blocks (PEBB) and high performance control to improve current control and increase fault tolerance. It is shown that the expansion and modularization characteristics of the CHBM inverter are improved since the individual inverter modules operate more independently, when using the PEBB concept. It is also shown that the performance of current control can be improved with voltage delay compensation and the fault tolerance can be increased by using unbalance three-phase control. The proposed design and control methods are described in detail and the validity of the proposed system is verified experimentally in various industrial fields.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권6호
• /
• pp.728-735
• /
• 2016

A 70 MHz temperature-compensated on-chip CMOS relaxation oscillator for mobile display driver ICs is proposed to reduce frequency variations. The proposed oscillator compensates for frequency variation with respect to temperature by adjusting the bias currents to control the change in delay of comparators with temperature. A bandgap reference (BGR) is used to stabilize the bias currents with respect to temperature and supply voltages. Additional temperature compensation for the generated frequency is achieved by optimizing the resistance in the BGR after measuring the output frequency. In addition, a trimming circuit is implemented to reduce frequency variation with respect to process. The proposed relaxation oscillator is fabricated using 45 nm CMOS technology and occupies an active area of $0.15mm^2$. The measured frequency variations with respect to temperature and supply voltages are as follows: (i) ${\pm}0.23%$ for changes in temperature from -30 to $75^{\circ}C$, (ii) ${\pm}0.14%$ for changes in $V_{DD1}$ from 2.2 to 2.8 V, and (iii) ${\pm}1.88%$ for changes in $V_{DD2}$ from 1.05 to 1.15 V.

• 한국생산제조학회지
• /
• 제23권6호
• /
• pp.539-546
• /
• 2014

This paper describes an ultra-precision electronic clinometer, which is based on the capacitive-based fluid type, for detection of small inclination angles. The main parts of the clinometer low-noise electronics are two capacitance measurement circuits for converting the capacitances of the capacitors of the clinometer into voltages, and a differential amplifier for obtaining the difference of the capacitances, which is proportional to the input inclination angle. A 16 bit analog to digital (AD) converter is also embedded into the same circuit board, whose output is sent to a PC via RS-232C, for achieving a small noise level down to tens of ${\mu}v$. A compensation method, which is referred to as the delay time method for shortening the stabilization time of the sensor was also discussed. Experimental results have shown the possibility of achieving a measurement resolution of $0.0001^{\circ}$ as well as the quick measurement with the delay time method.

• 방송공학회논문지
• /
• 제22권3호
• /
• pp.321-326
• /
• 2017

HEVC 표준은 정수 화소로 표현된 신호에 DCT-II를 기반으로 하는 보간 필터를 사용하여 부화소 신호를 생성한다. 이러한 방법으로 생성된 신호는 움직임 보상 및 예측의 성능 향상을 가져온다. HEVC 표준은 부화소를 생성하기 위해서 길이가 다른 각각의 DCT 보간 필터를 사용하고 있다. 1/2-화소를 생성할 땐, 필터의 길이가 8인 DCT 기반 보간 필터를 사용하며, 1/4-화소와 3/4-화소의 경우에는 필터의 길이가 7인 DCT 기반 보간 필터를 사용한다. 본 논문에서는 DST-VII을 기반으로 하는 보간 필터를 제안하여, 움직임 보상 및 예측의 성능 향상을 가져온다. 본 논문에서 제안하는 방법은 HEVC 표준보다 BD-rate가 Random Access와 Low Delay B configurations에서 각각 0.45%와 0.5%의 성능 향상을 가져온다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 춘계학술대회 논문집 전기기기 및 에너지변환시스템부문
• /
• pp.244-246
• /
• 2001

In a full digital implementation of a current regulator, the voltage output is inevitably delayed due to arithmetic calculation and PWM. In case of the synchronous frame current regulator, the time delay is accompanied by the rotation of frame. In some applications in which the ratio of sampling frequency to output frequency is not high enough, such as high power drive or super high-speed drive, it is known that the effect of rotation of frame during the delay time causes phase and magnitude error in the voltage output. The error degrades the dynamic performance and can bring about the instability of current regulator at high speed. It is also intuitively known that advancing the phase of voltage output can mitigate the instability. In this paper, the instability problems are studied analytically and a compensation method for the error has been proposed. By means of computer simulation and complex root locus analysis, comparative study with conventional methods is carried out and the effectiveness of proposed method is verified.

• Journal of Power Electronics
• /
• 제10권4호
• /
• pp.412-418
• /
• 2010

This paper proposes a new algorithm to generate a reference signal for an active power filter using a sliding-window FFT operation to improve the steady-state performance of the active power filter. In the proposed algorithm the sliding-window FFT operation is applied to the load current to generate the reference value for the compensating current. The magnitude and phase-angle for each order of harmonics are respectively averaged for 14 periods. Furthermore, the phase-angle delay for each order of harmonics passing through the controller is corrected in advance to improve the compensation performance. The steady-state and transient performance of the proposed algorithm was verified through computer simulations and experimental work with a hardware prototype. A single-phase active power filter with the proposed algorithm can offer a reduction in THD from 75% to 4% when it is applied to a non-linear load composed of a diode bridge and a RC circuit. The active power filter with the proposed reference generation method shows accurate harmonic compensation performance compared with previously developed methods, in which the THD of source current is higher than 5%.

• 한국통신학회논문지
• /
• 제10권5호
• /
• pp.218-228
• /
• 1985

통신망에 있어서의 입력 메시지는 그 메시지가 가지는 우선도에 의해서 처리된다. 이 우선도 처리에 있어서 서로 다른 종류의 우선도를 가지는 메시지가 폭주하면 낮은 우선도의 메시지는 높은 우선도의 메시지가 끊이지 않는 한 우선도차를 넘는 지연을 갖게 된다. 이 경우 낮은 우선도의 메시지에 대해서 연속지연을 보상하기 위한 평균지연보상방법을 제시하였다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.348-353
• /
• 2003

This paper considers the optimal control problem in real-time control systems with random time-delays. It proposes an algorithm which uses the linear quadratic (LQ) control method and a dedicated technique to compensate for the time-delay effects. Since it is assumed that the time-delays are unknown but the probability distribution of the delays are known a priori, the algorithm considers the mean value of the time-delays as a nominal value for random delay compensation. An example is given to show the performance of the proposed algorithm, where an inverted pendulum system is controlled over a controller-area network (CAN). Simulation results show that the proposed algorithm provides good performance results. It is shown that our algorithm is comparable to existing algorithms in both computation cost and performance.

• 대한전기학회논문지
• /
• 제40권1호
• /
• pp.58-66
• /
• 1991

In inverters, time delays are inserted in the switching signals to prevent the dc lind shortage. This causes detrimental effects on the performance of the inverters, that is, the fundamental voltage drop and the generation of low order harmonics. This paper derives simple formula to describe the time delay effects in PWM inverters, where the effects may become significant because of relatively high switching frequencies. To compensate the tice delay effects, this paper presents two methods which are suitable for sinusoidal PWM and memory-based PWM respectively. Both are simple, easy to implement, and are shown to be effective, through the experiments, in improving the output waveform of PWM inverters.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1997년도 하계학술대회 논문집 F
• /
• pp.2028-2032
• /
• 1997

When a high performance current control is desired, a computation time delay of a digital control system may deteriorate the control performance of a current controller. Such a non-negligible effect can be considerable in transient state. This paper deals with the modified predictive current control that compensates the time delay effects of a conventional predictive current control. The method is closely related to a local average current control and a symmetrical PWM pattern generation. Also some theoretical approaches are presented to describe the voltage saturation boundary of the power converter. For validation, the proposed method is applied to an active power filter system. The experimental results show considerable improvement in current tracking capability.