• Title/Summary/Keyword: cutoff time

Search Result 182, Processing Time 0.024 seconds

THE INFLUENCE OF THE TIME SLICING OF A PROCESSOR SHARING COMMUNICATION MODEL

  • LIM JONG SEUL;PARK CHIN HONG;AHN SEONG JOON
    • Journal of applied mathematics & informatics
    • /
    • v.17 no.1_2_3
    • /
    • pp.737-746
    • /
    • 2005
  • Average memory occupancy and congestion in computer system or communication system may be reduced further if new jobs are admitted only when the number of jobs queued at CPU is below a certain threshold, run queue cutoff (RQ). In our previous paper we showed that response time of a job is invariant with respect to RQ if jobs do not communicate each other. In this paper, we prove that the invariance property by considering the evolution of the queue lengths as point processes. We also present an approximate method for the delay due to context switching under time slicing.

Comparator design using high speed Bipolar device (고속 Bipolar 소자를 이용한 comparator 설계)

  • Park Jin-Woo;Cho Jung-Ho;Gu Young Sea;An Chel
    • Proceedings of the IEEK Conference
    • /
    • 2004.06b
    • /
    • pp.351-354
    • /
    • 2004
  • This thesis presents Bipolar transistor with SAVEN(Self-Aligned VErtical Nitride) structure as a high-speed device which is essential for high-speed system such as optical storage system or mobile communication system, and proposes 0.8${\mu}m$ BiCMOS Process which integrates LDD nMOS, LDD pMOS and SAVEN bipolar transistor into one-chip. The SPICE parameters of LDD nMOS, LDD pMOS and SAVEN Bipolar transistor are extracted, and comparator operating at 500MHz sampling frequency is designed with them. The small Parasitic capacitances of SAVEN bipolar transistor have a direct effect on decreasing recovery time and regeneration time, which is helpful to improve the speed of the comparator. Therefore the SAVEN bipolar transistor with high cutoff frequency is expected to be used in high-speed system.

  • PDF

Realization of 3.3V active low-pass filter using improved continuous-time current-mode CMOS integrator (개선된 연속시간 전류모드 CMOS 적분기를 이용한 3.3V 능동 저역필터 구현)

  • 방준호;조성익;이성룡;권오신;신홍규
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.33B no.4
    • /
    • pp.52-62
    • /
    • 1996
  • In this paper, a new continuous-time current-mode integrator as basic building block of the low-voltage analog current-mode active filters was proposed. Compared to the current-mode integrator which was proposed by Zele, the proposed current-mode integrator had higher unity gain frequency and output impedance in addition to lower power dissipation. And also, a current-mode third-order lowpass active filter was designed with the proposed current-mode integrator. The designed circuits were fabricated using the ORBIT's 1.2.mu.m double-poly double-metal CMOS n-well process. The experimental resutls of the active filter designed and fabricated for this research have shown that it has the performance of 44.5MHz cutoff frequency, 3.3mW power dissipation and the third-order active filter area was 0.12mm$^{2}$.

  • PDF

Face Detection Based on Thick Feature Edges and Neural Networks

  • Lee, Young-Sook;Kim, Young-Bong
    • Journal of Korea Multimedia Society
    • /
    • v.7 no.12
    • /
    • pp.1692-1699
    • /
    • 2004
  • Many researchers have developed various techniques for detection of human faces in ordinary still images. Face detection is the first imperative step of human face recognition systems. The two main problems of human face detection are how to cutoff the running time and how to reduce the number of false positives. In this paper, we present frontal and near-frontal face detection algorithm in still gray images using a thick edge image and neural network. We have devised a new filter that gets the thick edge image. Our overall scheme for face detection consists of two main phases. In the first phase we describe how to create the thick edge image using the filter and search for face candidates using a whole face detector. It is very helpful in removing plenty of windows with non-faces. The second phase verifies for detecting human faces using component-based eye detectors and the whole face detector. The experimental results show that our algorithm can reduce the running time and the number of false positives.

  • PDF

Suggestion of Cutoff Frequency in the Washout Filter for a Wheel type Excavator (주행감각 재현을 위한 휠굴삭기용 Washout 필터 설계 및 한계값 추정)

  • Kim, Kwang-Suk;Yoo, Wan-Suk;Lee, Min-Cheol;Son, Kown;Lee, Jang-Myung;Choi, Dae-Hyoung;Park, Min-Gyu;Park, Hyoung-Ho
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.16 no.5 s.98
    • /
    • pp.19-28
    • /
    • 1999
  • In this study, a real-time simulation system and a washout algorithm for an excavator have been developed for a driving simulator with six degrees of freedom. The excavator model consisting of a boom. bucket, upper frame, lower frame and four wheels, has total 11 degrees of freedom. The suggested washout algorithm consists of high and low pass filters with second order. The high pass filters cut off low frequency of the motion cues limited by platform motion. The cut off frequency for the tilt coordination are suggested for a realistic regeneration of excavator motion.

  • PDF

A 3V-50MHz analog CMOS continuous time current-mode filter with a negative resistance load

  • 현재섭;윤광섭
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.7
    • /
    • pp.1726-1733
    • /
    • 1996
  • A 3V-50MHz analog CMOS continuous-time current-mode filter with a negative resistance load(NRL) is proposed. In order to design a current-mode current integrator, a modified basic current mirror with a NRL to increase the output resistance is employed. the inherent circuit structure of the designed NRL current integrator, which minimizes the internal circuit nodes and enhances the gain bandwidth product, is capable of making the filter operate at the high frequency. The third order Butterworth low pass filter utilizing the designed NRL current integrator is synthesized and simulated with a 1.5.mu.m CMOS n-well proess. Simulation result shows the cutoff frequency of 50MHz and power consumption of 2.4mW/pole with a 3V power supply.

  • PDF

Design of Gain- Tuning Continuous-Time Filter for Direct-Conversion Receiver (직접변환 방식 수신기용 이득 조정 연속시간필터 설계)

  • Kim, Byoung-Wook;Bang, Jun-Ho;Kim, Yeong-Min
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.515-516
    • /
    • 2007
  • A novel design of contious-time filter for direct conversion receiver applications is proposed. The filter supports different modes including GSM, WCDMA. A 5th chebyshev filter is realized in a gm-C filter topology. The filter circuit is implemented in a standard CMOS $0.35{\mu}m$ processing parameter with a supply voltage of 2.5V. The HSPICE results show that the filter has 200KHz and 5MHz cutoff frequency, and each 3.4us and 85.44us gm value.

  • PDF

The Design of Continuous-Time MOSFET-C Filter (연속시간의 MOSFET-C 필터 설계)

  • 최석우;윤창훈;조성익;조해풍;이종인;김동용
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.18 no.2
    • /
    • pp.184-191
    • /
    • 1993
  • Continuous-time integrated filters, implemented in MOS VLSI technology, have been receiving considerable attention. In this paper, a continuous-time fifth order elliptic low-pass MOSFET-C filter has been designed with a cutoff frequency 3,400Hz. First an active RC filter is designed using cascade method which each block can be tunable. And then the resistors of an active RC network are replaced by a linear resistor using NMOS depletion transistors operated in the triode region. This continuous-time MOSFET filter have simpler structure than switched-capacitor filter, so reduce the chip area. The designed MOSFET-C filter characteristics are simulated by PSPICE program.

  • PDF

Kinematic characteristics of the ankle joint and RPM during the supra maximal training in cycling (사이클링 초최대운동(Supra maximal training)시 RPM과 족관절의 운동학적 분석)

  • Lee, Yong-Woo
    • Korean Journal of Applied Biomechanics
    • /
    • v.15 no.4
    • /
    • pp.75-83
    • /
    • 2005
  • The purpose of this study was to determine the kinematic characteristics of the ankle joint and RPM(repetition per minutes) during the supra maximal training in cycling. For this study, 8 national representative cyclists, distance cyclists in track and road, were selected. During the super-maximum pedalling, kinematic data were collected using a six-camera(240Hz) Qualisys system. the room coordinate system was right-handed and fixed in the back of a roller for cycle, with right-handed orthogonal segment coordinate systems defined for the leg and foot. Lateral kinematic data were recorded at least for 3 minutes while the participants pedal on a roller. Two-dimensional Cartesian coordinates for each marker were determined at the time of recording using a nonlinear transformation technique. Coordinate data were low-pass filtered using a fourth-order Butterworth recursive filter with cutoff frequency of 15Hz. Variables analyzed in this study were compared using a one factor(time) ANOVA with repeated measures. The results of investigation suggest that the number of rotating pedal was decreased with time phase during the super-maximum pedaling. Maximum angle of the ankle joint showed little in change with time phase compared with minimum angle of that.

Design of a Predictive Model Architecture for In-Out Congestion at Port Container Terminals Through Analysis of Influencing Factors (항만 컨테이너 터미널 반출입 혼잡 영향 요소 분석을 통한 반출입 혼잡도 예측 모델 아키텍처 개념 설계)

  • Kim, Pureum;Park, Seungjin;Jeong, Seokchan
    • The Journal of Information Systems
    • /
    • v.33 no.2
    • /
    • pp.125-142
    • /
    • 2024
  • Purpose The purpose of this study is to identify and analyze the key factors influencing congestion in the in-out transportation at port container terminals, and to design of a predictive model for in-out congestion based on these analysis. This study focused on architecting a deep learning-based predictive model. Design/methodology/approach This study was conducted through the following methodology. First, hypotheses were established and data were analyzed to examine the impact of vessel schedules and external truck schedules on in-out transportation. Next, explored time series forecasting models to a design the architecture for deep learning-based predictive model. Findings According to the empirical analysis results, this study confirmed that vessel schedules significantly affect in-out transportation. Specifically, the volume of transportation increases as the vessel arrival/departure time and the cargo cutoff time approach. Additionally, significant congestion patterns in transportation volume depending on the day of the week and the time of day were observed.