• Title/Summary/Keyword: current amplifier

Search Result 611, Processing Time 0.03 seconds

The RF Power Amplifier Using Active Biasing Circuit for Suppression Drain Current under Variation Temperature (RF전력 증폭기의 온도 변화에 따른 Drain 전류변동 억제를 위한 능동 바이어스 회로의 구현 및 특성 측정)

  • Cho, Hee-Jea;Jeon, Joong-Sung;Sim, Jun-Hwan;Kang, In-Ho;Ye, Byeong-Duck;Hong, Tchang-Hee
    • Journal of Navigation and Port Research
    • /
    • v.27 no.1
    • /
    • pp.81-86
    • /
    • 2003
  • In the paper, the power amplifier using active biasing for LDMOS MRF-21060 is designed and fabricated. Driving amplifier using AH1 and parallel power amplifier AH11 is made to drive the LDMOS MRF 21060 power amplifier. The variation of current consumption in the fabricated 5 Watt power amplifier has an excellent characteristics of less than 0.1A, whereas passive biasing circuit dissipate more than 0.5A. The implemented power amplifier has the gain over 12 dB, the gain flatness of less than $\pm$0.09dB and input and output return loss of less than -19dB over the frequency range 2.11~2.17GHz. The DC operation point of this power amplifier at temperature variation from $0^{\circ}C$ to $60^{\circ}C$ is fixed by active circuit.

High Stability and High Efficiency Power Amplifier with Switchable Damper for Plasma Applications (플라즈마 응용을 위한 선택적 감쇠기를 사용한 고안정 고효율 전력증폭기)

  • Kim, Ji-Yeon;Lee, Dong-Heon;Chun, Sang-Hyun;Yoo, Ho-Joon;Kim, Jong-Heon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.1
    • /
    • pp.1-11
    • /
    • 2009
  • In this paper, a new 1 kW power amplifier with high efficiency and high stability in a RF generator is designed and fabricated for plasma applications. The efficiency of power amplifier is improved by using class-E amplifier that consists of one push-pull MOSFET and high current drive IC instead of class-C amplifier composed of several single ended MOSFET. Switchable damper that allows selecting three different modes of amplifiers for considering efficiency and stability is added into the amplifier for plasma applications. Stable region of an early electronic discharge section is extended to VSWR of 4.5:1 compared to conventional VSWR of 3.8:1 through using switchable damper. The dimension of the amplifier is also reduced to 30 % of conventional amplifier. The 80 % efficiency of power amplifier with switchable damper is obtained the output power of 1 kW in operating frequency of 13.56 MHz. In comparison of conventional power amplifier for plasma applications, 13 % efficiency is improved.

MOS Transistor Differential Amplifier (MOS Transistor를 이용한 착동증폭기)

  • 이병선
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.4 no.4
    • /
    • pp.2-12
    • /
    • 1967
  • A pair of insulated-gate metal-oxide-semiconductor field-effect transistor has been used to measure the direct current produced from the ionization chamber in the range of to A. An analisis of direct-current differential amplifier giving the expressions of the common-mode rejection ratio and the rralization of the constant-current generator to give very large effective source resistance has been presented. Voltage gain is 6.6, drift at the room temperature is 1.5mv per day. The common-mode rejection ratio is obtained maximum 84db. These facts give the feasibility of small direct-current measurements by utilizing this type transistors.

  • PDF

Active-RC Circuit Synthesis for the Simulation of Current-Controllable Inductors and FDNRs (전류-제어 인덕터 및 FDNR 시뮬레이션을 위한 능동-RC 회로 합성)

  • Park, Ji-Mann;Shin, Hee-Jong;Chung, Won-Sup
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.12
    • /
    • pp.54-62
    • /
    • 2003
  • A systematic synthesis process is described lot the simulation of current-controllable inductors using operational transconductance amplifiers (OTAs). The process is used to obtain three circuits; two are believed It) be novel. The process is also applied to design current-controllable frequency-dependent negative resistances (FDNRs). Operation principles of designed circuits are presented and experimental results are used to verify theoretical predictions. The results show close agreement between predicted behavior and experimental performance. The application of a FDNR to a current-controllable band-pass filter is also presented.

Lifetime Estimation of Amplifier IC due to Electromigration failure (Electromigration 고장에 의한 Amplifier IC의 수명 예측)

  • Lee, Ho-Young;Chang, Mi-Soon;Kwack, Kae-Dal
    • Proceedings of the KSME Conference
    • /
    • 2008.11a
    • /
    • pp.1265-1270
    • /
    • 2008
  • Electromigration is a one of a critical failure mechanism in microelectronic devices. Minimizing the thin film interconnections in microelectronic devices make high current densities at electrrical line. Under high current densities, an electromigration becomes critical problems in a microelectronic device. This phenomena under DC conditions was investigated with high temperature. The current density of 1.5MA/cm2 was stressed in interconnections under DC condition, and temperature condition $150^{\circ}C,\;175^{\circ}C,\;200^{\circ}C$. By increasing of thin film interconections, microelectronic devices durability is decreased and it gets more restriction by temperature. Electromigration makes electronic open by void induced, and hillock induced makes electronic short state.

  • PDF

Low-Voltage Current-Sensing CMOS Interface Circuit for Piezo-Resistive Pressure Sensor

  • Thanachayanont, Apinunt;Sangtong, Suttisak
    • ETRI Journal
    • /
    • v.29 no.1
    • /
    • pp.70-78
    • /
    • 2007
  • A new low-voltage CMOS interface circuit with digital output for piezo-resistive transducer is proposed. An input current sensing configuration is used to detect change in piezo-resistance due to applied pressure and to allow low-voltage circuit operation. A simple 1-bit first-order delta-sigma modulator is used to produce an output digital bitstream. The proposed interface circuit is realized in a 0.35 ${\mu}m$ CMOS technology and draws less than 200 ${\mu}A$ from a single 1.5 V power supply voltage. Simulation results show that the circuit can achieve an equivalent output resolution of 9.67 bits with less than 0.23% non-linearity error.

  • PDF

Design of Frequency to Analog-Voltage Converter (주파수-아날로그 전압 변환 회로의 설계)

  • Choi, Jin-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.5
    • /
    • pp.1119-1124
    • /
    • 2011
  • The operation of current conveyor circuit is similar to an operational amplifier and a current conveyor circuit has the characteristics such as good linearity and stability. In this paper, a frequency-to-voltage converter circuit is designed by using a current conveyor circuit. The supply voltage is 5volts and the designed circuit is simulated by HSPICE. The range of the input frequency is from 4kHz to 200kHz. From the simulation results the error of the output voltages is less than from -1.3% to +2.5% compared to the calculated values.

A Simple Bridge Resistance Deviation-to-Frequency Converter for Intelligent Resistive Transducers (지능형 저항성 변환기를 위한 간단한 브리지 저항 편차-주파수 변환기)

  • Lee, Po;Chung, Won-Sup;Son, Sang-Hee
    • Journal of IKEEE
    • /
    • v.12 no.3
    • /
    • pp.167-171
    • /
    • 2008
  • A bridge resistance deviation-to-frequency (BRD-to-F) converter is presented for interfacing resistive sensor bridges. It consists of a linear operational transconductance amplifier (LOTA), a current-controlled oscillator (CCO). The prototype converter was simulated using commercially available discrete components. The result shows that the converter has a conversion sensitivity amounting to 16.90 kHz/${\Omega}$ and a linearity error less than ${\pm}$0.03 %.

  • PDF

LNA Design Uses Active and Passive Biasing Circuit to Achieve Simultaneous Low Input VSWR and Low Noise (낮은 입력 정재파비와 잡음을 갖는 수동 및 능동 바이어스를 사용한 저잡음증폭기에 관한 연구)

  • Jeon, Joong-Sung
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.32 no.8
    • /
    • pp.1263-1268
    • /
    • 2008
  • In this paper, the low noise power amplifier for GaAs FET ATF-10136 is designed and fabricated with active bias circuit and self bias circuit. To supply most suitable voltage and current, active bias circuit is designed. Active biasing offers the advantage that variations in the pinch-off voltage($V_p$) and saturated drain current($I_{DSS}$) will not necessitate a change in either the source or drain resistor value for a given bias condition. The active bias network automatically sets a gate-source voltage($V_{gs}$) for the desired drain voltage and drain current. Using resistive decoupling circuits, a signal at low frequency is dissipated by a resistor. This design method increases the stability of the LNA, suitable for input stage matching and gate source bias. The LNA is fabricated on FR-4 substrate with active and self bias circuit, and integrated in aluminum housing. As a results, the characteristics of the active and self bias circuit LNA implemented more than 13 dB and 14 dB in gain, lower than 1 dB and 1.1 dB in noise figure, 1.7 and 1.8 input VSWR at normalized frequency $1.4{\sim}1.6$, respectively.

Radiation-hardened-by-design preamplifier with binary weighted current source for radiation detector

  • Minuk Seung;Jong-Gyun Choi ;Woo-young Choi;Inyong Kwon
    • Nuclear Engineering and Technology
    • /
    • v.56 no.1
    • /
    • pp.189-194
    • /
    • 2024
  • This paper presents a radiation-hardened-by-design preamplifier that utilizes a self-compensation technique with a charge-sensitive amplifier (CSA) and replica for total ionizing dose (TID) effects. The CSA consists of an operational amplifier (OPAMP) with a 6-bit binary weighted current source (BWCS) and feedback network. The replica circuit is utilized to compensate for the TID effects of the CSA. Two comparators can detect the operating point of the replica OPAMP and generate appropriate signals to control the switches of the BWCS. The proposed preamplifier was fabricated using a general-purpose complementary metal-oxide-silicon field effect transistor 0.18 ㎛ process and verified through a test up to 230 kGy (SiO2) at a rate of 10.46 kGy (SiO2)/h. The code of the BWCS control circuit varied with the total radiation dose. During the verification test, the initial value of the digital code was 39, and a final value of 30 was observed. Furthermore, the preamplifier output exhibited a maximum variation error of 2.39%, while the maximum rise-time error was 1.96%. A minimum signal-to-noise ratio of 49.64 dB was measured.