• Transactions on Electrical and Electronic Materials
• /
• 제10권6호
• /
• pp.189-192
• /
• 2009

The leakage current in a CMOS image sensor (CIS) can have various origins. Leakage current investigations have focused on such things as cobalt-salicide, source and drain scheme, and shallow trench isolation (STI) profile. However, there have been few papers examining the effects on leakage current of nitride stringers that are formed by gate sidewall etching. So this study reports the results of a series of experiments on the effects of a nitride stringer on real display images. Different step heights were fabricated during a STI chemical mechanical polishing process to form different nitride stringer sizes, arsenic and boron were implanted in each fabricated photodiode, and the doping density profiles were analyzed. Electrons that moved onto the silicon surface caused the dark leakage current, which in turn brought up the speckle defect on the display image in the CIS.

• 마이크로전자및패키징학회지
• /
• 제27권2호
• /
• pp.33-38
• /
• 2020

광전기화학적 물분해에서 광전극으로 이용되는 GaN은 전해질에 대해 높은 안정성을 가지고 있으며 물의 산화 환원준위를 포함하고 있어 외부전압 없이 물분해가 가능하다. 그러나 GaN 광전극의 경우, 재료 자체의 효율이 낮아 상용화하기에는 부족한 실정이다. 본 연구에서는 광효율을 향상시키기 위해 Cobalt phosphate(Co-pi) 촉매를 광전기증착(Photoelectro-deposition)방법을 통하여 GaN 광전극에 도입하였다. Co-pi 촉매 증착 후 SEM, EDS, XPS분석을 진행하여 Co-pi의 증착 여부 및 증착 정도를 확인하고, Potentiostat를 이용해 PEC 특성을 분석하였다. SEM 이미지를 통해 Co-pi가 GaN 표면 위에 20~25 nm 사이즈의 클러스터 형태로 고르게 증착되어 있는 것을 확인하였다. EDS 및 XPS 분석을 통해 GaN 표면의 입자가 Co-pi임을 확인하였다. 이 후 측정된 PEC 특성에서 Co-pi를 증착 시킨 후 0.5 mA/㎠에서 0.75 mA/㎠로 향상된 광전류밀도 값을 얻을 수 있었다. 향상된 원인을 밝히기 위하여, 임피던스 및 Mott-Schottky 측정을 진행하였고, 측정 결과, 50.35 Ω에서 34.16 Ω으로 감소한 분극저항(R_p)과 증가된 donor 농도(N_D) 값을 확인하였다. 물분해 전 후, 표면 성분을 분석한 결과 물분해 후에도 Co-pi가 남아있음으로써 Co-pi 촉매가 안정적이라는 것을 확인하였다. 이를 통해, Co-pi가 GaN의 효율 향상을 위한 촉매로서 효과가 있음을 확인하였고, 다른 광전극에 촉매로써 적용시켰을 경우, PEC 시스템의 효율을 향상시킬 수 있을 것으로 판단된다.

• 대한전자공학회논문지SD
• /
• 제40권12호
• /
• pp.1-9
• /
• 2003

본 논문에서는 cobalt interlayer와 TiN capping을 적용한 Ni-Silicide 구조를 제안하여 100 ㎜ CMOS 소자에 적용하고 소자 특성 연구를 하였다. Ni-Silicide의 취약한 열 안정성을 개선하기 위해 열 안정성이 우수한 Cobalt interlayer이용하여 silicide의 열화됨을 개선하였고 또한 silicide 계면의 uniformity를 향상하기 위해 TiN capping을 동시에 적용하였다. 100 ㎚ CMOS 소자에 제안한 Co/Ni/TiN 구조를 적용하여 700℃, 30분에서의 열처리 시에도 silicide의 낮은 면저항과 낮은 접합 누설 전류가 유지되었으며 100 ㎚이하 소자의 특성 변화도 거의 없음을 확인하였다. 따라서 제안한 Co/Ni/TiN 구조가 NiSi의 열 안정성을 개선시킴으로써 100 ㎚ 이하의 Nano CNOS 소자에 매우 적합한 Ni-Silicide 특성을 확보하였다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.377-377
• /
• 2012

Microprocessor technology now relies on copper for most of its electrical interconnections. Because of the high diffusivity of copper, Atomic layer deposition (ALD) $TaN_x$ is used as a diffusion barrier to prevent copper diffusion into the Si or $SiO_2$. Another problem with copper is that it has weak adhesion to most materials. Strong adhesion to copper is an essential characteristic for the new barrier layer because copper films prepared by electroplating peel off easily in the damascene process. Thus adhesion-enhancing layer of cobalt is placed between the $TaN_x$ and the copper. Because, cobalt has strong adhesion to the copper layer and possible seedless electro-plating of copper. Until now, metal film has generally been deposited by physical vapor deposition. However, one draw-back of this method is poor step coverage in applications of ultralarge-scale integration metallization technology. Metal organic chemical vapor deposition (MOCVD) is a good approach to address this problem. In addition, the MOCVD method has several advantages, such as conformal coverage, uniform deposition over large substrate areas and less substrate damage. For this reasons, cobalt films have been studied using MOCVD and various metal-organic precursors. In this study, we used $C_{12}H_{10}O_6(Co)_2$ (dicobalt hexacarbonyl tert-butylacetylene, CCTBA) as a cobalt precursor because of its high vapor pressure and volatility, a liquid state and its excellent thermal stability under normal conditions. Furthermore, the cobalt film was also deposited at various $H_2/NH_3$ gas ratio(1, 1:1,2,6,8) producing pure cobalt thin films with excellent conformality. Compared to MOCVD cobalt using $H_2$ gas as a reactant, the cobalt thin film deposited by MOCVD using $H_2$ with $NH_3$ showed a low roughness, a low resistivity, and a low carbon impurity. It was found that Co/$TaN_x$ film can achieve a low resistivity of $90{\mu}{\Omega}-cm$, a low root-mean-square roughness of 0.97 nm at a growth temperature of $150^{\circ}C$ and a low carbon impurity of 4~6% carbon concentration.

• Tribology and Lubricants
• /
• 제31권4호
• /
• pp.157-162
• /
• 2015

In this study, an ultrasonic nanocrystalline surface modification (UNSM) technique is applied to tungsten carbide-cobalt (WC-Co) to extend the service life of carbide parts used in press mold. The UNSM technique modifies the structure, reduces the surface roughness, increases the surface hardness, induces the compressive residual stress, and increases the wear resistance of materials by introducing severe plastic deformation. The surface roughness, hardness, and compressive residual stress of WC after UNSM treatment improve by about 42, 10, and 71%, respectively. A wear test under dry conditions is used to assess the effectiveness of the UNSM technique on the friction and wear behavior of WC. The UNSM technique is found to reduce the WC friction coefficient by approximately 21% and enhance the wear resistance by approximately 85%. The improved friction and wear behavior of WC may be mainly attributed to the increased hardness and compressive residual stress. Moreover, the WC specimen is treated by UNSM technique using three different WC, silicon nitride (Si₃N₄) and stainless steel (STS304) balls. The surface treated by WC balls shows the highest hardness when compared with treatment by stainless steel and silicon nitride balls. According to the obtained results, the UNSM technique is believed to increase the durability of the carbide component by improving the friction and wear behavior.

• Journal of Electrical Engineering and Technology
• /
• 제6권2호
• /
• pp.280-283
• /
• 2011

In the present work, a new approach is proposed for via interconnects of semiconductor devices, where multi-wall carbon nanotubes (MWCNTs) are used instead of conventional metals. In order to implement a selective growth of carbon nanotubes (CNTs) for via interconnect, the buried catalyst method is selected which is the most compatible with semiconductor processes. The cobalt catalyst for CNT growth is pre-deposited before via hole patterning, and to achieve the via etch stop on the thin catalyst layer (ca. 3nm), a novel 2-step etch scheme is designed; the first step is a conventional oxide etch while the second step chemically etches the silicon nitride layer to lower the damage of the catalyst layer. The results show that the 2-step etch scheme is a feasible candidate for the realization of CNT interconnects in conventional semiconductor devices.

• Journal of Electrical Engineering and Technology
• /
• 제6권2호
• /
• pp.233-238
• /
• 2011

In the present work, a new approach is proposed for via interconnects of semiconductor devices, where multi-wall carbon nanotubes (MWCNTs) are used instead of conventional metals. In order to implement a selective growth of carbon nanotubes (CNTs) for via interconnect, the buried catalyst method is selected which is the most compatible with semiconductor processes. The cobalt catalyst for CNT growth is pre-deposited before via hole patterning, and to achieve the via etch stop on the thin catalyst layer (ca. 3nm), a novel 2-step etch scheme is designed; the first step is a conventional oxide etch while the second step chemically etches the silicon nitride layer to lower the damage of the catalyst layer. The results show that the 2-step etch scheme is a feasible candidate for the realization of CNT interconnects in conventional semiconductor devices.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.671-674
• /
• 2003

본 논문에서는 Cobalt interlayer 와 Titanium Nitride(TiN) capping layer를 Ni SALICIDE의 단점인 열 안정성과 sheet resistance 와 series 저항을 감소시키는데 적용하여 0.lum 급 CMOS 소자의 특성을 연구하였다. 첫째로, Ni/Si 의 interface 에 Co interlayer 를 증착하여 Nickel Silicide의 단점인 열 안정성 평가인 700℃, 30min의 furnace annealing 후에 낮은 sheet resistance와 누설전류를 줄일 수 있었다. 두번째로, TiN caping layer를 적용하여 실리사이드 형성시 산소와의 반응을 막아 실리사이드의 표면특성을 향상시켜 누설전류의 특성을 개선하였다. 결과적으로 소자의 구동전류 향상, 누설전류 저하, 낮은 면저항으로 소자의 특성을 개선하였다.

• 한국자기학회지
• /
• 제18권3호
• /
• pp.85-88
• /
• 2008

페로브스카이트 구조를 가지는 전이금속 질화물인 $FeCo_3N$과 $NiCo_3N$의 전자구조를 전전자 총퍼텐셜선형보강평면파(all electron FLAPW) 방법에 의해 계산하고, 그 결과를 $Co_4N$의 전자구조와 비교함으로써 꼭지점에 위치한 Co 원자(CoI)를 Fe과 Ni 원자로 대치하였을 때의 영향을 탐구하였다. CoI원자를 각기 Fe와 Ni 원자로 대치한 경우에 면심위치의 CoII 원자의 자기모멘트는 1.458과 $1.494\;{\mu}_B$으로 대치하지 않은 경우와 비교하여 커다란 차이가 없었다. $FeCo_3N$과 $NiCo_3N$에서 꼭지점에 위치한 Fe와 Ni 원자의 자기모멘트는 각기 3.086과 $0.795\;{\mu}_B$로 거의 포화된 값을 가졌으며, 국소적 자성을 나타냈다.